80((ti,omap3-beagle-xmti,omap36xxti,omap3&7TI OMAP3 BeagleBoard xMchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000d/ocp/serial@49042000 l/connector@0 u/connector@1memory~memory cpuscpu@0arm,cortex-a8~cpucpus 'O 57pmuarm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp simple-bush l3_mainaes@480c5000 ti,omap3-aesaesH PPprm@48306000 ti,omap3-prmH0`@clocksvirt_16_8m_ck fixed-clockY  osc_sys_ck ti,mux-clock  @  sys_ckti,divider-clock  p+ sys_clkout1ti,gate-clock  pdpll3_x2_ckfixed-factor-clock BMdpll3_m2x2_ckfixed-factor-clock BM dpll4_x2_ckfixed-factor-clock BMcorex2_fckfixed-factor-clockBM wkup_l4_ickfixed-factor-clockBMA Acorex2_d3_fckfixed-factor-clockBMx xcorex2_d5_fckfixed-factor-clockBMy yclockdomainscm@48004000 ti,omap3-cmH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clock1 1virt_12m_ck fixed-clock virt_13m_ck fixed-clock]@ virt_19200000_ck fixed-clock$ virt_26000000_ck fixed-clock virt_38_4m_ck fixed-clockI dpll4_ckti,omap3-dpll-per-j-type-clock D 0  dpll4_m2_ckti,divider-clock  ? H+ dpll4_m2x2_mul_ckfixed-factor-clockBM dpll4_m2x2_ckti,hsdiv-gate-clock W omap_96m_alwon_fckfixed-factor-clockBM dpll3_ckti,omap3-dpll-core-clock @ 0  dpll3_m3_ckti,divider-clock  @+ dpll3_m3x2_mul_ckfixed-factor-clockBM dpll3_m3x2_ckti,hsdiv-gate-clock  W emu_core_alwon_ckfixed-factor-clockBMU Usys_altclk fixed-clock mcbsp_clks fixed-clock8 8dpll3_m2_ckti,divider-clock   @+  core_ckfixed-factor-clock BM dpll1_fckti,divider-clock  @+ dpll1_ckti,omap3-dpll-clock  $ @ 4 dpll1_x2_ckfixed-factor-clockBM dpll1_x2m2_ckti,divider-clock  D+- -cm_96m_fckfixed-factor-clockBM omap_96m_fck ti,mux-clock @6 6dpll4_m3_ckti,divider-clock  @+ dpll4_m3x2_mul_ckfixed-factor-clockBM dpll4_m3x2_ckti,hsdiv-gate-clock W omap_54m_fck ti,mux-clock @) )cm_96m_d2_fckfixed-factor-clockBM  omap_48m_fck ti,mux-clock  @! !omap_12m_fckfixed-factor-clock!BM: :dpll4_m4_ckti,divider-clock  @+" "dpll4_m4x2_mul_ckti,fixed-factor-clock"m{# #dpll4_m4x2_ckti,gate-clock# W| |dpll4_m5_ckti,divider-clock  ?@+$ $dpll4_m5x2_mul_ckti,fixed-factor-clock$m{% %dpll4_m5x2_ckti,hsdiv-gate-clock% W] ]dpll4_m6_ckti,divider-clock  ?@+& &dpll4_m6x2_mul_ckfixed-factor-clock&BM' 'dpll4_m6x2_ckti,hsdiv-gate-clock' W( (emu_per_alwon_ckfixed-factor-clock(BMV Vclkout2_src_gate_ck ti,composite-no-wait-gate-clock p* *clkout2_src_mux_ckti,composite-mux-clock) p+ +clkout2_src_ckti,composite-clock*+, ,sys_clkout2ti,divider-clock, @ pmpu_ckfixed-factor-clock-BM. .arm_fckti,divider-clock. $ emu_mpu_alwon_ckfixed-factor-clock.BMW Wl3_ickti,divider-clock  @+/ /l4_ickti,divider-clock/  @+0 0rm_ickti,divider-clock0  @+gpt10_gate_fckti,composite-gate-clock  2 2gpt10_mux_fckti,composite-mux-clock1 @3 3gpt10_fckti,composite-clock23gpt11_gate_fckti,composite-gate-clock  4 4gpt11_mux_fckti,composite-mux-clock1 @5 5gpt11_fckti,composite-clock45core_96m_fckfixed-factor-clock6BM7 7mmchs2_fckti,wait-gate-clock7  mmchs1_fckti,wait-gate-clock7  i2c3_fckti,wait-gate-clock7  i2c2_fckti,wait-gate-clock7  i2c1_fckti,wait-gate-clock7  mcbsp5_gate_fckti,composite-gate-clock8   mcbsp1_gate_fckti,composite-gate-clock8   core_48m_fckfixed-factor-clock!BM9 9mcspi4_fckti,wait-gate-clock9  mcspi3_fckti,wait-gate-clock9  mcspi2_fckti,wait-gate-clock9  mcspi1_fckti,wait-gate-clock9  uart2_fckti,wait-gate-clock9  uart1_fckti,wait-gate-clock9   core_12m_fckfixed-factor-clock:BM; ;hdq_fckti,wait-gate-clock;  core_l3_ickfixed-factor-clock/BM< <sdrc_ickti,wait-gate-clock< } }gpmc_fckfixed-factor-clock<BMcore_l4_ickfixed-factor-clock0BM= =mmchs2_ickti,omap3-interface-clock=  mmchs1_ickti,omap3-interface-clock=  hdq_ickti,omap3-interface-clock=  mcspi4_ickti,omap3-interface-clock=  mcspi3_ickti,omap3-interface-clock=  mcspi2_ickti,omap3-interface-clock=  mcspi1_ickti,omap3-interface-clock=  i2c3_ickti,omap3-interface-clock=  i2c2_ickti,omap3-interface-clock=  i2c1_ickti,omap3-interface-clock=  uart2_ickti,omap3-interface-clock=  uart1_ickti,omap3-interface-clock=   gpt11_ickti,omap3-interface-clock=   gpt10_ickti,omap3-interface-clock=   mcbsp5_ickti,omap3-interface-clock=   mcbsp1_ickti,omap3-interface-clock=   omapctrl_ickti,omap3-interface-clock=  dss_tv_fckti,gate-clock) dss_96m_fckti,gate-clock6 dss2_alwon_fckti,gate-clock dummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clock > >gpt1_mux_fckti,composite-mux-clock1 @? ?gpt1_fckti,composite-clock>?aes2_ickti,omap3-interface-clock=  wkup_32k_fckfixed-factor-clock1BM@ @gpio1_dbckti,gate-clock@  sha12_ickti,omap3-interface-clock=  wdt2_fckti,wait-gate-clock@  wdt2_ickti,omap3-interface-clockA  wdt1_ickti,omap3-interface-clockA  gpio1_ickti,omap3-interface-clockA  omap_32ksync_ickti,omap3-interface-clockA  gpt12_ickti,omap3-interface-clockA  gpt1_ickti,omap3-interface-clockA  per_96m_fckfixed-factor-clockBM per_48m_fckfixed-factor-clock!BMB Buart3_fckti,wait-gate-clockB  gpt2_gate_fckti,composite-gate-clockC Cgpt2_mux_fckti,composite-mux-clock1@D Dgpt2_fckti,composite-clockCDgpt3_gate_fckti,composite-gate-clockE Egpt3_mux_fckti,composite-mux-clock1@F Fgpt3_fckti,composite-clockEFgpt4_gate_fckti,composite-gate-clockG Ggpt4_mux_fckti,composite-mux-clock1@H Hgpt4_fckti,composite-clockGHgpt5_gate_fckti,composite-gate-clockI Igpt5_mux_fckti,composite-mux-clock1@J Jgpt5_fckti,composite-clockIJgpt6_gate_fckti,composite-gate-clockK Kgpt6_mux_fckti,composite-mux-clock1@L Lgpt6_fckti,composite-clockKLgpt7_gate_fckti,composite-gate-clockM Mgpt7_mux_fckti,composite-mux-clock1@N Ngpt7_fckti,composite-clockMNgpt8_gate_fckti,composite-gate-clock O Ogpt8_mux_fckti,composite-mux-clock1@P Pgpt8_fckti,composite-clockOPgpt9_gate_fckti,composite-gate-clock Q Qgpt9_mux_fckti,composite-mux-clock1@R Rgpt9_fckti,composite-clockQRper_32k_alwon_fckfixed-factor-clock1BMS Sgpio6_dbckti,gate-clockS gpio5_dbckti,gate-clockS gpio4_dbckti,gate-clockS gpio3_dbckti,gate-clockS gpio2_dbckti,gate-clockS  wdt3_fckti,wait-gate-clockS  per_l4_ickfixed-factor-clock0BMT Tgpio6_ickti,omap3-interface-clockT gpio5_ickti,omap3-interface-clockT gpio4_ickti,omap3-interface-clockT gpio3_ickti,omap3-interface-clockT gpio2_ickti,omap3-interface-clockT  wdt3_ickti,omap3-interface-clockT  uart3_ickti,omap3-interface-clockT  uart4_ickti,omap3-interface-clockT gpt9_ickti,omap3-interface-clockT  gpt8_ickti,omap3-interface-clockT  gpt7_ickti,omap3-interface-clockT gpt6_ickti,omap3-interface-clockT gpt5_ickti,omap3-interface-clockT gpt4_ickti,omap3-interface-clockT gpt3_ickti,omap3-interface-clockT gpt2_ickti,omap3-interface-clockT mcbsp2_ickti,omap3-interface-clockT mcbsp3_ickti,omap3-interface-clockT mcbsp4_ickti,omap3-interface-clockT mcbsp2_gate_fckti,composite-gate-clock8 mcbsp3_gate_fckti,composite-gate-clock8 mcbsp4_gate_fckti,composite-gate-clock8 emu_src_mux_ck ti,mux-clockUVW@X Xemu_src_ckti,clkdm-gate-clockXY Ypclk_fckti,divider-clockY @+pclkx2_fckti,divider-clockY @+atclk_fckti,divider-clockY @+traceclk_src_fck ti,mux-clockUVW@Z Ztraceclk_fckti,divider-clockZ  @+secure_32k_fck fixed-clock[ [gpt12_fckfixed-factor-clock[BMwdt1_fckfixed-factor-clock[BMsecurity_l4_ick2fixed-factor-clock0BM\ \aes1_ickti,omap3-interface-clock\ rng_ickti,omap3-interface-clock\ sha11_ickti,omap3-interface-clock\ des1_ickti,omap3-interface-clock\ cam_mclkti,gate-clock]cam_ick!ti,omap3-no-wait-interface-clock0 csi2_96m_fckti,gate-clock7 security_l3_ickfixed-factor-clock/BM^ ^pka_ickti,omap3-interface-clock^ icr_ickti,omap3-interface-clock= des2_ickti,omap3-interface-clock= mspro_ickti,omap3-interface-clock= mailboxes_ickti,omap3-interface-clock= ssi_l4_ickfixed-factor-clock0BMe esr1_fckti,wait-gate-clock sr2_fckti,wait-gate-clock sr_l4_ickfixed-factor-clock0BMdpll2_fckti,divider-clock @+_ _dpll2_ckti,omap3-dpll-clock_$@4` `dpll2_m2_ckti,divider-clock` D+a aiva2_ckti,wait-gate-clocka modem_fckti,omap3-interface-clock  sad2d_ickti,omap3-interface-clock/  mad2d_ickti,omap3-interface-clock/  mspro_fckti,wait-gate-clock7 ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clock b bssi_ssr_div_fck_3430es2ti,composite-divider-clock @$c cssi_ssr_fck_3430es2ti,composite-clockbcd dssi_sst_fck_3430es2fixed-factor-clockdBM hsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clock< ~ ~ssi_ick_3430es2ti,omap3-ssi-interface-clocke  usim_gate_fckti,composite-gate-clock6  p psys_d2_ckfixed-factor-clockBMg gomap_96m_d2_fckfixed-factor-clock6BMh homap_96m_d4_fckfixed-factor-clock6BMi iomap_96m_d8_fckfixed-factor-clock6BMj jomap_96m_d10_fckfixed-factor-clock6BM k kdpll5_m2_d4_ckfixed-factor-clockfBMl ldpll5_m2_d8_ckfixed-factor-clockfBMm mdpll5_m2_d16_ckfixed-factor-clockfBMn ndpll5_m2_d20_ckfixed-factor-clockfBMo ousim_mux_fckti,composite-mux-clock(ghijklmno @+q qusim_fckti,composite-clockpqusim_ickti,omap3-interface-clockA   dpll5_ckti,omap3-dpll-clock  $ L 4r rdpll5_m2_ckti,divider-clockr  P+f fsgx_gate_fckti,composite-gate-clock z zcore_d3_ckfixed-factor-clockBMs score_d4_ckfixed-factor-clockBMt tcore_d6_ckfixed-factor-clockBMu uomap_192m_alwon_fckfixed-factor-clockBMv vcore_d2_ckfixed-factor-clockBMw wsgx_mux_fckti,composite-mux-clock stuvwxy @{ {sgx_fckti,composite-clockz{sgx_ickti,wait-gate-clock/  cpefuse_fckti,gate-clock  ts_fckti,gate-clock1  usbtll_fckti,wait-gate-clockf  usbtll_ickti,omap3-interface-clock=  mmchs3_ickti,omap3-interface-clock=  mmchs3_fckti,wait-gate-clock7  dss1_alwon_fck_3430es2ti,dss-gate-clock| dss_ick_3430es2ti,omap3-dss-interface-clock0 usbhost_120m_fckti,gate-clockf usbhost_48m_fckti,dss-gate-clock! usbhost_ickti,omap3-dss-interface-clock0 uart4_fckti,wait-gate-clockB clockdomainscore_l3_clkdmti,clockdomain}~dpll3_clkdmti,clockdomain dpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainYdpll4_clkdmti,clockdomain wkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomain`d2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainrsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain scrm@48002000ti,omap3-scrmH clocksmcbsp5_mux_fckti,composite-mux-clock78 mcbsp5_fckti,composite-clockmcbsp1_mux_fckti,composite-mux-clock78t mcbsp1_fckti,composite-clockmcbsp2_mux_fckti,composite-mux-clock8t mcbsp2_fckti,composite-clockmcbsp3_mux_fckti,composite-mux-clock8 mcbsp3_fckti,composite-clockmcbsp4_mux_fckti,composite-mux-clock8 mcbsp4_fckti,composite-clockclockdomainscounter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap2-intc`H  dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH` ) 7` pinmux@48002030 ti,omap3-padconfpinctrl-singleH 08Ecdefaultpinmux_uart3_pinsnAp pinmux_hsusb2_pins0       pinmux_dss_dpi_pins2 pinmux_twl4030_pinsA pinmux@48002a00 ti,omap3-padconfpinctrl-singleH*\Ecpinmux_gpio1_pinsA pinmux_dss_dpi_pins10   pinmux_twl4030_vpins  tisyscon@48002270sysconH"p pbias_regulatorti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@- gpio@48310000ti,omap3-gpioH1gpio1default gpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4gpio@49056000ti,omap3-gpioI`!gpio5 gpio@49058000ti,omap3-gpioI"gpio6serial@4806a000ti,omap3-uartH  H4129txrxuart1lserial@4806c000ti,omap3-uartH I4349txrxuart2lserial@49020000ti,omap3-uartI J4569txrxuart3ldefaulti2c@48070000 ti,omap3-i2cH849txrxi2c1'@twl@48H& ti,twl4030defaultaudioti,twl4030-audio codecrtcti,twl4030-rtc bciti,twl4030-bci Cwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2usb_1v8w@w@Qregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 '  regulator-vdacti,twl4030-vdacw@w@ regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0 regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5 regulator-vusb1v8ti,twl4030-vusb1v8 regulator-vusb3v1ti,twl4030-vusb3v1 regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@- gpioti,twl4030-gpioeq| twl4030-usbti,twl4030-usb  pwmti,twl4030-pwmpwmledti,twl4030-pwmled pwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 949txrxi2c2i2c@48060000 ti,omap3-i2cH=49txrxi2c3 mailbox@48094000ti,omap3-mailboxmailboxH @spi@48098000ti,omap2-mcspiH Amcspi1@4#$%&'()* 9tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH Bmcspi2 4+,-.9tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [mcspi3 49tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0mcspi44FG9tx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc14=>9txrx"/;Kmmc@480b4000ti,omap3-hsmmcH @Vmmc24/09txrx Udisabledmmc@480ad000ti,omap3-hsmmcH ^mmc34MN9txrx Udisabledmmu@480bd400ti,omap2-iommuH mmu_isp\mmu@5d000000ti,omap2-iommu]mmu_iva Udisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@lmpu ;< vcommontxrxmcbsp14 9txrx Udisabledmcbsp@49022000ti,omap3-mcbspI I lmpusidetone>?vcommontxrxsidetonemcbsp2mcbsp2_sidetone4!"9txrxUokay mcbsp@49024000ti,omap3-mcbspI@I lmpusidetoneYZvcommontxrxsidetonemcbsp3mcbsp3_sidetone49txrx Udisabledmcbsp@49026000ti,omap3-mcbspI`lmpu 67 vcommontxrxmcbsp449txrx Udisabledmcbsp@48096000ti,omap3-mcbspH `lmpu QR vcommontxrxmcbsp549txrx Udisabledsham@480c3000ti,omap3-shamshamH 0d1smartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs ehci-phyohci@48064400ti,ohci-omap3HD&Lehci@48064800 ti,ehci-omapHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcnusb_otg_hs@480ab000ti,omap3-musbH \]vmcdma usb_otg_hs ' /usb2-phy92dss@48050000 ti,omap3-dssHUok dss_corefckdefaultdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H lprotophypll Udisabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH Udisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH Uok dss_vencfcktv_dac_clk?portendpointK[ portendpointKg ssi-controller@48058000 ti,omap3-ssissiUokHHlsysgddGvgdd_mpu d ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHltxrx&CDssi-port@4805b000ti,omap3-ssi-portHHltxrx&EFserial@49042000ti,omap3-uartI P4QR9txrxuart4lregulator-abb-mpu ti,abb-v1 abb_mpu_ivarH0rH0hlbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\Ecdefaultpinmux_hsusb2_2_pins0PRT V X Z  leds gpio-ledsheartbeatbeagleboard::usr0  heartbeatmmcbeagleboard::usr1 mmc0pwmleds pwm-ledspmu_statbeagleboard::pmu_stat w5soundti,omap-twl4030 omap3beaglegpio_keys gpio-keysuseruser "hsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z 27p hsusb2_phyusb-nop-xceiv HT encoder@0 ti,tfp410 _portsport@0endpoint@0K port@1endpoint@0K connector@0dvi-connectordviowportendpointK connector@1svideo-connectortvportendpointK  #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#clock-cellsclock-frequencylinux,phandleti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersinterrupt-controller#interrupt-cellsti,intc-size#dma-cells#dma-channels#dma-requestspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendeddmasdma-namesbci3v1-supplyregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthstatusti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-lines#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infolabelgpioslinux,default-triggerpwmsmax-brightnessti,modelti,mcbspti,codeclinux,codegpio-key,wakeupgpiostartup-delay-usreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus