Ð þí×_8ÎÈ(—Î$ti,omap4-pandati,omap4430ti,omap4&7TI OMAP4 PandaBoardchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000 q/connector@0 z/connector@1memoryƒmemory€@cpuscpu@0arm,cortex-a9ƒcpu“¤«cpu·“à Å“à£è 'ÀO€ 5èa€ûÖèú ££cpu@1arm,cortex-a9ƒcpu“interrupt-controller@48241000arm,cortex-a9-gic,H$H$ l2-cache-controller@48242000arm,pl310-cacheH$ =K local-timer@48240600arm,cortex-a9-twd-timer¤H$  W socti,omap-inframpu ti,omap4-mpubmpudsp ti,omap3-c64bdspiva ti,ivahdbivaocpti,omap4-l3-nocsimple-buslbl3_main_1l3_main_2l3_main_3DD€ EW  cm1@4a004000 ti,omap4-cm1J@ clocksextalt_clkin_cks fixed-clock€„DÀ GGpad_clks_src_cks fixed-clock€· pad_clks_cksti,gate-clock¤ $$pad_slimbus_core_clks_cks fixed-clock€· SSsecure_32k_clk_src_cks fixed-clock€€slimbus_src_clks fixed-clock€· slimbus_clksti,gate-clock¤  %%sys_32k_cks fixed-clock€€ **virt_12000000_cks fixed-clock€· ++virt_13000000_cks fixed-clock€Æ]@ ,,virt_16800000_cks fixed-clock€Y --virt_19200000_cks fixed-clock€$ø ..virt_26000000_cks fixed-clock€Œº€ //virt_27000000_cks fixed-clock€›üÀ 00virt_38400000_cks fixed-clock€Ið 11tie_low_clock_cks fixed-clock€ 66utmi_phy_clkout_cks fixed-clock€“‡ ZZxclk60mhsp1_cks fixed-clock€“‡ VVxclk60mhsp2_cks fixed-clock€“‡ XXxclk60motg_cks fixed-clock€“‡ [[dpll_abe_cksti,omap4-dpll-m4xen-clock¤àäìè  dpll_abe_x2_cksti,omap4-dpll-x2-clock¤ ð  dpll_abe_m2x2_cksti,divider-clock¤ ¨ðºÑ  abe_24m_fclksfixed-factor-clock¤ èó  abe_clksti,divider-clock¤ ý  aess_fclksti,divider-clock¤ ( dpll_abe_m3x2_cksti,divider-clock¤ ¨ôºÑ core_hsd_byp_clk_mux_cks ti,mux-clock¤ , dpll_core_cksti,omap4-dpll-core-clock¤  $,( dpll_core_x2_cksti,omap4-dpll-x2-clock¤ dpll_core_m6x2_cksti,divider-clock¤¨@ºÑ 55dpll_core_m2_cksti,divider-clock¤¨0ºÑ ddrphy_cksfixed-factor-clock¤èódpll_core_m5x2_cksti,divider-clock¤¨<ºÑ div_core_cksti,divider-clock¤ div_iva_hs_clksti,divider-clock¤Üý div_mpu_hs_clksti,divider-clock¤œý dpll_core_m4x2_cksti,divider-clock¤¨8ºÑ dll_clk_div_cksfixed-factor-clock¤èódpll_abe_m2_cksti,divider-clock¤ ðº dpll_core_m3x2_gate_cks ti,composite-no-wait-gate-clock¤4 dpll_core_m3x2_div_cksti,composite-divider-clock¤4º dpll_core_m3x2_cksti,composite-clock¤ __dpll_core_m7x2_cksti,divider-clock¤¨DºÑ JJiva_hsd_byp_clk_mux_cks ti,mux-clock¤ ¬ dpll_iva_cksti,omap4-dpll-clock¤  ¤¬¨ dpll_iva_x2_cksti,omap4-dpll-x2-clock¤ dpll_iva_m4x2_cksti,divider-clock¤¨¸ºÑdpll_iva_m5x2_cksti,divider-clock¤¨¼ºÑdpll_mpu_cksti,omap4-dpll-clock¤ `dlh dpll_mpu_m2_cksti,divider-clock¤¨pºÑper_hs_clk_div_cksfixed-factor-clock¤èó ;;usb_hs_clk_div_cksfixed-factor-clock¤èó AAl3_div_cksti,divider-clock¤ l4_div_cksti,divider-clock¤ ]]lp_clk_div_cksfixed-factor-clock¤ èó 22mpu_periphclksfixed-factor-clock¤èó ocp_abe_iclksti,divider-clock¤(per_abe_24m_fclksfixed-factor-clock¤èó QQdmic_sync_mux_cks ti,mux-clock ¤ !"8 ##func_dmic_abe_gfclks ti,mux-clock ¤#$%8mcasp_sync_mux_cks ti,mux-clock ¤ !"@ &&func_mcasp_abe_gfclks ti,mux-clock ¤&$%@mcbsp1_sync_mux_cks ti,mux-clock ¤ !"H ''func_mcbsp1_gfclks ti,mux-clock ¤'$%Hmcbsp2_sync_mux_cks ti,mux-clock ¤ !"P ((func_mcbsp2_gfclks ti,mux-clock ¤($%Pmcbsp3_sync_mux_cks ti,mux-clock ¤ !"X ))func_mcbsp3_gfclks ti,mux-clock ¤)$%Xslimbus1_fclk_1sti,gate-clock¤" `slimbus1_fclk_0sti,gate-clock¤ `slimbus1_fclk_2sti,gate-clock¤$ `slimbus1_slimbus_clksti,gate-clock¤% `timer5_sync_muxs ti,mux-clock¤!*htimer6_sync_muxs ti,mux-clock¤!*ptimer7_sync_muxs ti,mux-clock¤!*xtimer8_sync_muxs ti,mux-clock¤!*€dummy_cks fixed-clock€clockdomainsprm@4a306000 ti,omap4-prmJ0`0clockssys_clkin_cks ti,mux-clock¤+,-./01º  abe_dpll_bypass_clk_mux_cks ti,mux-clock¤ * abe_dpll_refclk_mux_cks ti,mux-clock¤ *  dbgclk_mux_cksfixed-factor-clock¤ èól4_wkup_clk_mux_cks ti,mux-clock¤ 2 TTsyc_clk_div_cksti,divider-clock¤  !!gpio1_dbclksti,gate-clock¤*8dmt1_clk_muxs ti,mux-clock¤ *@usim_cksti,divider-clock¤3X 44usim_fclksti,gate-clock¤4Xpmd_stm_clock_mux_cks ti,mux-clock ¤ 56  77pmd_trace_clk_mux_cks ti,mux-clock ¤ 56  88stm_clk_div_cksti,divider-clock¤7@ ýtrace_clk_div_div_cksti,divider-clock¤8  99trace_clk_div_cksti,clkdm-gate-clock¤9 ::bandgap_fclksti,gate-clock¤*ˆclockdomainsemu_sys_clkdmti,clockdomain¤:cm2@4a008000 ti,omap4-cm2J€0clocksper_hsd_byp_clk_mux_cks ti,mux-clock¤ ;L <<dpll_per_cksti,omap4-dpll-clock¤ <@DLH ==dpll_per_m2_cksti,divider-clock¤=Pº EEdpll_per_x2_cksti,omap4-dpll-x2-clock¤=P >>dpll_per_m2x2_cksti,divider-clock¤>¨PºÑ DDdpll_per_m3x2_gate_cks ti,composite-no-wait-gate-clock¤>T ??dpll_per_m3x2_div_cksti,composite-divider-clock¤>Tº @@dpll_per_m3x2_cksti,composite-clock¤?@ ``dpll_per_m4x2_cksti,divider-clock¤>¨XºÑ 33dpll_per_m5x2_cksti,divider-clock¤>¨\ºÑ HHdpll_per_m6x2_cksti,divider-clock¤>¨`ºÑ CCdpll_per_m7x2_cksti,divider-clock¤>¨dºÑ KKdpll_usb_cksti,omap4-dpll-j-type-clock¤ A€„Œˆ BBdpll_usb_clkdcoldo_cksti,fixed-factor-clock¤B¨´,Ñdpll_usb_m2_cksti,divider-clock¤B¨ºÑ FFducati_clk_mux_cks ti,mux-clock¤Cfunc_12m_fclksfixed-factor-clock¤Dèófunc_24m_clksfixed-factor-clock¤Eèó ""func_24mc_fclksfixed-factor-clock¤Dèó RRfunc_48m_fclksti,divider-clock¤D PPfunc_48mc_fclksfixed-factor-clock¤Dèó IIfunc_64m_fclksti,divider-clock¤3 OOfunc_96m_fclksti,divider-clock¤D LLinit_60m_fclksti,divider-clock¤F UUper_abe_nc_fclksti,divider-clock¤ MMaes1_fcksti,gate-clock¤ aes2_fcksti,gate-clock¤¨dss_sys_clksti,gate-clock¤!   ››dss_tv_clksti,gate-clock¤G   ššdss_dss_clksti,gate-clock¤H : ˜˜dss_48mhz_clksti,gate-clock¤I   dss_fcksti,gate-clock¤  ™™fdif_fcksti,divider-clock¤3(ýgpio2_dbclksti,gate-clock¤*`gpio3_dbclksti,gate-clock¤*hgpio4_dbclksti,gate-clock¤*pgpio5_dbclksti,gate-clock¤*xgpio6_dbclksti,gate-clock¤*€sgx_clk_muxs ti,mux-clock¤JK hsi_fcksti,divider-clock¤D8ýiss_ctrlclksti,gate-clock¤L mcbsp4_sync_mux_cks ti,mux-clock¤LMà NNper_mcbsp4_gfclks ti,mux-clock¤N$àhsmmc1_fclks ti,mux-clock¤OL(hsmmc2_fclks ti,mux-clock¤OL0ocp2scp_usb_phy_phy_48msti,gate-clock¤Pàsha2md5_fcksti,gate-clock¤Èslimbus2_fclk_1sti,gate-clock¤Q 8slimbus2_fclk_0sti,gate-clock¤R8slimbus2_slimbus_clksti,gate-clock¤S 8smartreflex_core_fcksti,gate-clock¤T8smartreflex_iva_fcksti,gate-clock¤T0smartreflex_mpu_fcksti,gate-clock¤T(cm2_dm10_muxs ti,mux-clock¤ *(cm2_dm11_muxs ti,mux-clock¤ *0cm2_dm2_muxs ti,mux-clock¤ *8cm2_dm3_muxs ti,mux-clock¤ *@cm2_dm4_muxs ti,mux-clock¤ *Hcm2_dm9_muxs ti,mux-clock¤ *Pusb_host_fs_fcksti,gate-clock¤IÐ ^^utmi_p1_gfclks ti,mux-clock¤UVX WWusb_host_hs_utmi_p1_clksti,gate-clock¤WXutmi_p2_gfclks ti,mux-clock¤UXX YYusb_host_hs_utmi_p2_clksti,gate-clock¤Y Xusb_host_hs_utmi_p3_clksti,gate-clock¤U Xusb_host_hs_hsic480m_p1_clksti,gate-clock¤F Xusb_host_hs_hsic60m_p1_clksti,gate-clock¤U Xusb_host_hs_hsic60m_p2_clksti,gate-clock¤U Xusb_host_hs_hsic480m_p2_clksti,gate-clock¤FXusb_host_hs_func48mclksti,gate-clock¤IXusb_host_hs_fcksti,gate-clock¤UXotg_60m_gfclks ti,mux-clock¤Z[` \\usb_otg_hs_xclksti,gate-clock¤\`usb_otg_hs_icksti,gate-clock¤`usb_phy_cm_clk32ksti,gate-clock¤*@ ””usb_tll_hs_usb_ch2_clksti,gate-clock¤U husb_tll_hs_usb_ch0_clksti,gate-clock¤Uhusb_tll_hs_usb_ch1_clksti,gate-clock¤U husb_tll_hs_icksti,gate-clock¤]hclockdomainsl3_init_clkdmti,clockdomain¤B^scrm@4a30a000ti,omap4-scrmJ0  clocksauxclk0_src_gate_cks ti,composite-no-wait-gate-clock¤_ aaauxclk0_src_mux_cksti,composite-mux-clock ¤ _` bbauxclk0_src_cksti,composite-clock¤ab ccauxclk0_cksti,divider-clock¤c ssauxclk1_src_gate_cks ti,composite-no-wait-gate-clock¤_ ddauxclk1_src_mux_cksti,composite-mux-clock ¤ _` eeauxclk1_src_cksti,composite-clock¤de ffauxclk1_cksti,divider-clock¤f ttauxclk2_src_gate_cks ti,composite-no-wait-gate-clock¤_ ggauxclk2_src_mux_cksti,composite-mux-clock ¤ _` hhauxclk2_src_cksti,composite-clock¤gh iiauxclk2_cksti,divider-clock¤i uuauxclk3_src_gate_cks ti,composite-no-wait-gate-clock¤_ jjauxclk3_src_mux_cksti,composite-mux-clock ¤ _` kkauxclk3_src_cksti,composite-clock¤jk llauxclk3_cksti,divider-clock¤l vvauxclk4_src_gate_cks ti,composite-no-wait-gate-clock¤_  mmauxclk4_src_mux_cksti,composite-mux-clock ¤ _`  nnauxclk4_src_cksti,composite-clock¤mn ooauxclk4_cksti,divider-clock¤o  wwauxclk5_src_gate_cks ti,composite-no-wait-gate-clock¤_$ ppauxclk5_src_mux_cksti,composite-mux-clock ¤ _`$ qqauxclk5_src_cksti,composite-clock¤pq rrauxclk5_cksti,divider-clock¤r$ xxauxclkreq0_cks ti,mux-clock¤stuvwxauxclkreq1_cks ti,mux-clock¤stuvwxauxclkreq2_cks ti,mux-clock¤stuvwxauxclkreq3_cks ti,mux-clock¤stuvwxauxclkreq4_cks ti,mux-clock¤stuvwx auxclkreq5_cks ti,mux-clock¤stuvwx$clockdomainscounter@4a304000ti,omap-counter32kJ0@  bcounter_32kpinmux@4a100040 ti,omap4-padconfpinctrl-singleJ@–,Mkÿˆdefault–yz{|} pinmux_twl6040_pins à` „„pinmux_mcpdm_pins( ÆÈÊÌÎ pinmux_mcbsp1_pins  ¾ÀÂÄ ‘‘pinmux_dss_dpi_pinsà "$&(*,.0246tvxz|~€‚„†ˆŠŒŽ’” yypinmux_tfp410_pins D zzpinmux_dss_hdmi_pins Z\^ {{pinmux_tpd12s015_pins "HX  ||pinmux_hsusbb1_pins` ‚ „† ˆ Š Œ Ž  ’ ” – ˜  }}pinmux_i2c1_pins âä €€pinmux_i2c2_pins æè ˆˆpinmux_i2c3_pins êì ‰‰pinmux_i2c4_pins îð ŠŠpinmux_wl12xx_gpio  &,02 ªªpinmux_wl12xx_pins@ 8:   ŽŽpinmux_twl6030_pins ^A pinmux@4a31e040 ti,omap4-padconfpinctrl-singleJ1à@8,Mkÿpinmux_leds_wkpins  ¤¤pinmux_twl6030_wkup_pins  ‚‚tisyscon@4a1005a0sysconJ p ~~pbias_regulatorti,pbias-omap`´~pbias_mmc_omap4»pbias_mmc_omap4Êw@â-ÆÀ ŒŒdma-controller@4a056000ti,omap4430-sdmaJ`0W  ú  ‹‹gpio@4a310000ti,omap4-gpioJ1 Wbgpio1!3C, ¥¥gpio@48055000ti,omap4-gpioHP Wbgpio23C, ¨¨gpio@48057000ti,omap4-gpioHp Wbgpio33C,gpio@48059000ti,omap4-gpioH W bgpio43C, ……gpio@4805b000ti,omap4-gpioH° W!bgpio53C,gpio@4805d000ti,omap4-gpioHÐ W"bgpio63C,gpmc@50000000ti,omap4430-gpmcP WO[bgpmcm¤«fckserial@4806a000ti,omap4-uartH  WHbuart1€Ülserial@4806c000ti,omap4-uartHÀ€IÜbuart2€Ülserial@48020000ti,omap4-uartH€Jbuart3€Ülserial@4806e000ti,omap4-uartHà€Fbuart4€Ülspinlock@4a0f6000ti,omap4-hwspinlockJ` bspinlock”i2c@48070000 ti,omap4-i2cH W8bi2c1ˆdefault–€€€twl@48H W& ti,twl6030,ˆdefault–‚rtcti,twl4030-rtcW regulator-vaux1ti,twl6030-vaux1ÊB@â-ÆÀregulator-vaux2ti,twl6030-vaux2ÊO€â*¹€regulator-vaux3ti,twl6030-vaux3ÊB@â-ÆÀregulator-vmmcti,twl6030-vmmcÊO€â-ÆÀ regulator-vppti,twl6030-vppÊw@â&% regulator-vusimti,twl6030-vusimÊO€â,@ regulator-vdacti,twl6030-vdac žžregulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxio¢ œœregulator-vusbti,twl6030-vusb ƒƒregulator-v1v8ti,twl6030-v1v8¢ ††regulator-v2v1ti,twl6030-v2v1¢ ‡‡regulator-clk32kgti,twl6030-clk32kgusb-comparatorti,twl6030-usbW ¶ƒpwmti,twl6030-pwmÁpwmledti,twl6030-pwmledÁtwl@4b ti,twl6040Kˆdefault–„ Ww& Ì…݆è‡ô §§i2c@48072000 ti,omap4-i2cH  W9bi2c2ˆdefault–ˆ€€i2c@48060000 ti,omap4-i2cH W=bi2c3ˆdefault–‰€†  ­­eeprom@50 ti,eepromPi2c@48350000 ti,omap4-i2cH5 W>bi2c4ˆdefault–Š€€spi@48098000ti,omap4-mcspiH € WAbmcspi1@‹#‹$‹%‹&‹'‹(‹)‹* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH   WBbmcspi2 ‹+‹,‹-‹.tx0rx0tx1rx1spi@480b8000ti,omap4-mcspiH € W[bmcspi3‹‹tx0rx0spi@480ba000ti,omap4-mcspiH   W0bmcspi4‹F‹Gtx0rx0mmc@4809c000ti,omap4-hsmmcH À WSbmmc1$1‹=‹>txrxHŒUammc@480b4000ti,omap4-hsmmcH @ WVbmmc21‹/‹0txrx kdisabledmmc@480ad000ti,omap4-hsmmcH Ð W^bmmc31‹M‹Ntxrx kdisabledmmc@480d1000ti,omap4-hsmmcH  W`bmmc41‹9‹:txrx kdisabledmmc@480d5000ti,omap4-hsmmcH P W;bmmc51‹;‹<txrxˆdefault–ŽUra€mmu@4a066000ti,omap4-iommuJ` Wbmmu_dspmmu@55082000ti,omap4-iommuU  Wdbmmu_ipu“wdt@4a314000ti,omap4-wdtti,omap3-wdtJ1@€ WP bwd_timer2mcpdm@40132000ti,omap4-mcpdm@ I ©mpudma Wpbmcpdm‹A‹Bup_linkdn_linkkokayˆdefault– ¦¦dmic@4012e000ti,omap4-dmic@àIà©mpudma Wrbdmic‹Cup_link kdisabledmcbsp@40122000ti,omap4-mcbsp@ ÿI ÿ©mpudma W³commonÀbmcbsp1‹!‹"txrxkokayˆdefault–‘mcbsp@40124000ti,omap4-mcbsp@@ÿI@ÿ©mpudma W³commonÀbmcbsp2‹‹txrx kdisabledmcbsp@40126000ti,omap4-mcbsp@`ÿI`ÿ©mpudma W³commonÀbmcbsp3‹‹txrx kdisabledmcbsp@48096000ti,omap4-mcbspH `ÿ©mpu W³commonÀbmcbsp4‹‹ txrx kdisabledkeypad@4a31c000ti,omap4-keypadJ1À€ Wx©mpubkbddmm@4e000000 ti,omap4-dmmN Wqbdmmemif@4c000000 ti,emif-4dL Wnbemif1mÒÛò#’emif@4d000000 ti,emif-4dM Wobemif2mÒÛò#’ocp2scp@4a0ad000ti,omap-ocp2scpJ Ðlbocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2J ЀX1“¤”«wkupclk= ––timer@4a318000ti,omap3430-timerJ1€€ W%btimer1Htimer@48032000ti,omap3430-timerH € W&btimer2timer@48034000ti,omap4430-timerH@€ W'btimer3timer@48036000ti,omap4430-timerH`€ W(btimer4timer@40138000ti,omap4430-timer@€€I€€ W)btimer5Wtimer@4013a000ti,omap4430-timer@ €I € W*btimer6Wtimer@4013c000ti,omap4430-timer@À€IÀ€ W+btimer7Wtimer@4013e000ti,omap4430-timer@à€Ià€ W,btimer8dWtimer@4803e000ti,omap4430-timerHà€ W-btimer9dtimer@48086000ti,omap3430-timerH`€ W.btimer10dtimer@48088000ti,omap4430-timerH€€ W/btimer11dusbhstll@4a062000 ti,usbhs-tllJ  WN busb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ busb_host_hsl ¤UVX3«refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 qehci-phyohci@4a064800ti,ohci-omap3JH& WLehci@4a064c00 ti,ehci-omapJL& WM|•control-phy@4a002300ti,control-phy-usb2J#©power ““control-phy@4a00233cti,control-phy-otghsJ#<©otghs_control ——usb_otg_hs@4a0ab000ti,omap4-musbJ °ÿW\]³mcdma busb_otg_hs–|– ‰usb2-phy“ž¦ 1—¯w¾2aes@4b501000 ti,omap4-aesbaesKP  WU‹o‹ntxrxdes@480a5000 ti,omap4-desbdesH P  WR‹u‹ttxrxregulator-abb-mpu ti,abb-v2»abb_mpuÄ€¤ Ý2îkokayJ0{ÐJ0`©base-addressint-addressxþ£èO€èû1Èregulator-abb-iva ti,abb-v2»abb_ivaÄ€¤ Ý2î kdisabledJ0{ØJ0`©base-addressint-addressdss@58000000 ti,omap4-dssX€kok bdss_core¤˜«fckldispc@58001000ti,omap4-dispcX W bdss_dispc¤˜«fckencoder@58002000ti,omap4-rfbiX  kdisabled bdss_rfbi¤˜™«fckickencoder@58003000ti,omap4-vencX0 kdisabled bdss_venc¤š«fckencoder@58004000 ti,omap4-dsiX@XB@XC ©protophypll W5 kdisabled bdss_dsi1¤˜› «fcksys_clkencoder@58005000 ti,omap4-dsiXPXR@XS ©protophypll WTkok bdss_dsi2¤˜› «fcksys_clk œencoder@58006000ti,omap4-hdmi X`XbXcXd©wppllphycore Wekok bdss_hdmi¤› «fcksys_clk‹L audio_txžportendpoint!Ÿ ¯¯portendpoint! 1 ««bandgapJ"`J#,ti,omap4430-bandgap< ¡¡thermal-zonescpu_thermalRúhèv¡tripscpu_alert†† ’Њpassive ¢¢cpu_crit†èH’Ð Šcriticalcooling-mapsmap0¢ ¢£ÿÿÿÿÿÿÿÿlpddr2#Elpida,ECB240ABACNjedec,lpddr2-s4±¹ ÂÐÝéù,9H ’’lpddr2-timings@0jedec,lpddr2-timingsU˜–€^ׄgRmFPr:˜v¤'„L‰LL’:˜™|¤ÃP©_¯~@µB@½pÉplpddr2-timings@1jedec,lpddr2-timingsU˜–€^ ëÂgRmFPr:˜v¤'„'‰LL’:˜™|¤ÃP©_¯~@µB@½pÉpleds gpio-ledsˆdefault–¤heartbeatÜpandaboard::status1 ⥠èheartbeatmmcÜpandaboard::status2 â¥èmmc0soundti,abe-twl6040 þPandaBoardI𦧯(Headset StereophoneHSOLHeadset StereophoneHSORExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inhsusb1_power_regregulator-fixed »hsusb1_vbusÊ2Z â2Z  Ø¥9pô¢J ©©hsusb1_phyusb-nop-xceiv \¨h©¤v «main_clk€$ø ••wl12xx_vmmcˆdefault–ªregulator-fixed»vwl1271Êw@âw@ ب 9pô encoder@0 ti,tfp410 s¥portsport@0endpoint@0!«   port@1endpoint@0!¬ ®®connector@0dvi-connectorÜdviƒ‹­portendpoint!® ¬¬encoder@1 ti,tpd12s015$⨨ ¨portsport@0endpoint@0!¯ ŸŸport@1endpoint@0!° ±±connector@1hdmi-connectorÜhdmiŠaportendpoint!± °° #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0display1device_typeregnext-level-cacheclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodsranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoti,dividersti,clock-divti,clock-multti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cells#dma-channels#dma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csdmasdma-namesti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthstatusnon-removablecap-power-off-cardti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handlectrl-module#phy-cellsti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdd-supplyvdda-supplyremote-endpointdata-lines#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedlabelgpioslinux,default-triggerti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingstartup-delay-usregulator-boot-onreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus