Ð þíÜù8Óø( ÓÀ$ti,omap4-pandati,omap4430ti,omap4&7TI OMAP4 PandaBoardchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000 q/connector@0 z/connector@1memoryƒmemory€@cpuscpu@0arm,cortex-a9ƒcpu“¤«cpu·“à Å“à£è 'ÀO€ 5èa€ûÖèú ¥¥cpu@1arm,cortex-a9ƒcpu“interrupt-controller@48241000arm,cortex-a9-gic,H$H$& l2-cache-controller@48242000arm,pl310-cacheH$ =K local-timer@48240600arm,cortex-a9-twd-timer¤H$  W &interrupt-controller@48281000ti,omap4-wugen-mpu,H(& socti,omap-inframpu ti,omap4-mpubmpuldsp ti,omap3-c64bdspiva ti,ivahdbivaocpti,omap4-l3-nocsimple-busqbl3_main_1l3_main_2l3_main_3DD€ EW  l4@4a000000ti,omap4-l4-cfgsimple-bus qJcm1@4000 ti,omap4-cm1@ clocksextalt_clkin_ckx fixed-clock…„DÀ ::pad_clks_src_ckx fixed-clock…· pad_clks_ckxti,gate-clock¤• &&pad_slimbus_core_clks_ckx fixed-clock…· FFsecure_32k_clk_src_ckx fixed-clock…€slimbus_src_clkx fixed-clock…· slimbus_clkxti,gate-clock¤•  ''sys_32k_ckx fixed-clock…€ ,,virt_12000000_ckx fixed-clock…· XXvirt_13000000_ckx fixed-clock…Æ]@ YYvirt_16800000_ckx fixed-clock…Y ZZvirt_19200000_ckx fixed-clock…$ø [[virt_26000000_ckx fixed-clock…Œº€ \\virt_27000000_ckx fixed-clock…›üÀ ]]virt_38400000_ckx fixed-clock…Ið ^^tie_low_clock_ckx fixed-clock… bbutmi_phy_clkout_ckx fixed-clock…“‡ MMxclk60mhsp1_ckx fixed-clock…“‡ IIxclk60mhsp2_ckx fixed-clock…“‡ KKxclk60motg_ckx fixed-clock…“‡ NNdpll_abe_ckxti,omap4-dpll-m4xen-clock¤ àäìè  dpll_abe_x2_ckxti,omap4-dpll-x2-clock¤ ð  dpll_abe_m2x2_ckxti,divider-clock¤ ¢­ð¿Ö  abe_24m_fclkxfixed-factor-clock¤ íø ""abe_clkxti,divider-clock¤ ¢ aess_fclkxti,divider-clock¤•¢(  dpll_abe_m3x2_ckxti,divider-clock¤ ¢­ô¿Ö core_hsd_byp_clk_mux_ckx ti,mux-clock¤•, dpll_core_ckxti,omap4-dpll-core-clock¤ $,( dpll_core_x2_ckxti,omap4-dpll-x2-clock¤ dpll_core_m6x2_ckxti,divider-clock¤¢­@¿Ö aadpll_core_m2_ckxti,divider-clock¤¢­0¿Ö ddrphy_ckxfixed-factor-clock¤íødpll_core_m5x2_ckxti,divider-clock¤¢­<¿Ö div_core_ckxti,divider-clock¤¢ div_iva_hs_clkxti,divider-clock¤¢Ü div_mpu_hs_clkxti,divider-clock¤¢œ dpll_core_m4x2_ckxti,divider-clock¤¢­8¿Ö dll_clk_div_ckxfixed-factor-clock¤íødpll_abe_m2_ckxti,divider-clock¤ ¢ð¿ !!dpll_core_m3x2_gate_ckx ti,composite-no-wait-gate-clock¤•4 dpll_core_m3x2_div_ckxti,composite-divider-clock¤¢4¿ dpll_core_m3x2_ckxti,composite-clock¤ ggdpll_core_m7x2_ckxti,divider-clock¤¢­D¿Ö ==iva_hsd_byp_clk_mux_ckx ti,mux-clock¤•¬ dpll_iva_ckxti,omap4-dpll-clock¤ ¤¬¨ dpll_iva_x2_ckxti,omap4-dpll-x2-clock¤ dpll_iva_m4x2_ckxti,divider-clock¤¢­¸¿Ödpll_iva_m5x2_ckxti,divider-clock¤¢­¼¿Ödpll_mpu_ckxti,omap4-dpll-clock¤`dlh dpll_mpu_m2_ckxti,divider-clock¤¢­p¿Öper_hs_clk_div_ckxfixed-factor-clock¤íø --usb_hs_clk_div_ckxfixed-factor-clock¤íø 33l3_div_ckxti,divider-clock¤•¢ l4_div_ckxti,divider-clock¤•¢ PPlp_clk_div_ckxfixed-factor-clock¤ íø __mpu_periphclkxfixed-factor-clock¤íø ocp_abe_iclkxti,divider-clock¤ •(per_abe_24m_fclkxfixed-factor-clock¤!íø DDdmic_sync_mux_ckx ti,mux-clock ¤"#$•8 %%func_dmic_abe_gfclkx ti,mux-clock ¤%&'•8mcasp_sync_mux_ckx ti,mux-clock ¤"#$•@ ((func_mcasp_abe_gfclkx ti,mux-clock ¤(&'•@mcbsp1_sync_mux_ckx ti,mux-clock ¤"#$•H ))func_mcbsp1_gfclkx ti,mux-clock ¤)&'•Hmcbsp2_sync_mux_ckx ti,mux-clock ¤"#$•P **func_mcbsp2_gfclkx ti,mux-clock ¤*&'•Pmcbsp3_sync_mux_ckx ti,mux-clock ¤"#$•X ++func_mcbsp3_gfclkx ti,mux-clock ¤+&'•Xslimbus1_fclk_1xti,gate-clock¤$• `slimbus1_fclk_0xti,gate-clock¤"•`slimbus1_fclk_2xti,gate-clock¤&• `slimbus1_slimbus_clkxti,gate-clock¤'• `timer5_sync_muxx ti,mux-clock¤#,•htimer6_sync_muxx ti,mux-clock¤#,•ptimer7_sync_muxx ti,mux-clock¤#,•xtimer8_sync_muxx ti,mux-clock¤#,•€dummy_ckx fixed-clock…clockdomainscm2@8000 ti,omap4-cm2€0clocksper_hsd_byp_clk_mux_ckx ti,mux-clock¤-•L ..dpll_per_ckxti,omap4-dpll-clock¤.@DLH //dpll_per_m2_ckxti,divider-clock¤/¢P¿ 77dpll_per_x2_ckxti,omap4-dpll-x2-clock¤/P 00dpll_per_m2x2_ckxti,divider-clock¤0¢­P¿Ö 66dpll_per_m3x2_gate_ckx ti,composite-no-wait-gate-clock¤0•T 11dpll_per_m3x2_div_ckxti,composite-divider-clock¤0¢T¿ 22dpll_per_m3x2_ckxti,composite-clock¤12 hhdpll_per_m4x2_ckxti,divider-clock¤0¢­X¿Ö 88dpll_per_m5x2_ckxti,divider-clock¤0¢­\¿Ö ;;dpll_per_m6x2_ckxti,divider-clock¤0¢­`¿Ö 55dpll_per_m7x2_ckxti,divider-clock¤0¢­d¿Ö >>dpll_usb_ckxti,omap4-dpll-j-type-clock¤3€„Œˆ 44dpll_usb_clkdcoldo_ckxti,fixed-factor-clock¤4$­´1Ödpll_usb_m2_ckxti,divider-clock¤4¢­¿Ö 99ducati_clk_mux_ckx ti,mux-clock¤5func_12m_fclkxfixed-factor-clock¤6íøfunc_24m_clkxfixed-factor-clock¤7íø $$func_24mc_fclkxfixed-factor-clock¤6íø EEfunc_48m_fclkxti,divider-clock¤6 CCfunc_48mc_fclkxfixed-factor-clock¤6íø <<func_64m_fclkxti,divider-clock¤8 BBfunc_96m_fclkxti,divider-clock¤6 ??init_60m_fclkxti,divider-clock¤9 HHper_abe_nc_fclkxti,divider-clock¤!¢ @@aes1_fckxti,gate-clock¤• aes2_fckxti,gate-clock¤•¨dss_sys_clkxti,gate-clock¤#•   dss_tv_clkxti,gate-clock¤:•   œœdss_dss_clkxti,gate-clock¤;• ? ››dss_48mhz_clkxti,gate-clock¤<•   ŸŸfdif_fckxti,divider-clock¤8•¢(gpio2_dbclkxti,gate-clock¤,•`gpio3_dbclkxti,gate-clock¤,•hgpio4_dbclkxti,gate-clock¤,•pgpio5_dbclkxti,gate-clock¤,•xgpio6_dbclkxti,gate-clock¤,•€sgx_clk_muxx ti,mux-clock¤=>• hsi_fckxti,divider-clock¤6•¢8iss_ctrlclkxti,gate-clock¤?• mcbsp4_sync_mux_ckx ti,mux-clock¤?@•à AAper_mcbsp4_gfclkx ti,mux-clock¤A&•àhsmmc1_fclkx ti,mux-clock¤B?•(hsmmc2_fclkx ti,mux-clock¤B?•0ocp2scp_usb_phy_phy_48mxti,gate-clock¤C•àsha2md5_fckxti,gate-clock¤•Èslimbus2_fclk_1xti,gate-clock¤D• 8slimbus2_fclk_0xti,gate-clock¤E•8slimbus2_slimbus_clkxti,gate-clock¤F• 8smartreflex_core_fckxti,gate-clock¤G•8smartreflex_iva_fckxti,gate-clock¤G•0smartreflex_mpu_fckxti,gate-clock¤G•(cm2_dm10_muxx ti,mux-clock¤,•(cm2_dm11_muxx ti,mux-clock¤,•0cm2_dm2_muxx ti,mux-clock¤,•8cm2_dm3_muxx ti,mux-clock¤,•@cm2_dm4_muxx ti,mux-clock¤,•Hcm2_dm9_muxx ti,mux-clock¤,•Pusb_host_fs_fckxti,gate-clock¤<•Ð QQutmi_p1_gfclkx ti,mux-clock¤HI•X JJusb_host_hs_utmi_p1_clkxti,gate-clock¤J•Xutmi_p2_gfclkx ti,mux-clock¤HK•X LLusb_host_hs_utmi_p2_clkxti,gate-clock¤L• Xusb_host_hs_utmi_p3_clkxti,gate-clock¤H• Xusb_host_hs_hsic480m_p1_clkxti,gate-clock¤9• Xusb_host_hs_hsic60m_p1_clkxti,gate-clock¤H• Xusb_host_hs_hsic60m_p2_clkxti,gate-clock¤H• Xusb_host_hs_hsic480m_p2_clkxti,gate-clock¤9•Xusb_host_hs_func48mclkxti,gate-clock¤<•Xusb_host_hs_fckxti,gate-clock¤H•Xotg_60m_gfclkx ti,mux-clock¤MN•` OOusb_otg_hs_xclkxti,gate-clock¤O•`usb_otg_hs_ickxti,gate-clock¤•`usb_phy_cm_clk32kxti,gate-clock¤,•@ ——usb_tll_hs_usb_ch2_clkxti,gate-clock¤H• husb_tll_hs_usb_ch0_clkxti,gate-clock¤H•husb_tll_hs_usb_ch1_clkxti,gate-clock¤H• husb_tll_hs_ickxti,gate-clock¤P•hclockdomainsl3_init_clkdmti,clockdomain¤4Qscm@2000ti,omap4-scm-coresimple-bus  q scm_conf@0sysconscm@100000%ti,omap4-scm-padconf-coresimple-bus qpinmux@40 ti,omap4-padconfpinctrl-single@–,Rpÿdefault›RSTUV pinmux_twl6040_pins¥à` ††pinmux_mcpdm_pins(¥ÆÈÊÌÎ ““pinmux_mcbsp1_pins ¥¾ÀÂÄ ””pinmux_dss_dpi_pinsà¥"$&(*,.0246tvxz|~€‚„†ˆŠŒŽ’” RRpinmux_tfp410_pins¥D SSpinmux_dss_hdmi_pins¥Z\^ TTpinmux_tpd12s015_pins¥"HX  UUpinmux_hsusbb1_pins`¥‚ „† ˆ Š Œ Ž  ’ ” – ˜  VVpinmux_i2c1_pins¥âä ‚‚pinmux_i2c2_pins¥æè ŠŠpinmux_i2c3_pins¥êì ‹‹pinmux_i2c4_pins¥î𠌌pinmux_wl12xx_gpio ¥&,02 ««pinmux_wl12xx_pins@¥8:   pinmux_twl6030_pins¥^A ƒƒomap4_padconf_global@5a0sysconsimple-bus p q p WWpbias_regulatorti,pbias-omap4ti,pbias-omap`¹Wpbias_mmc_omap4Àpbias_mmc_omap4Ïw@ç-ÆÀ ŽŽl4@300000ti,omap4-l4-wkupsimple-bus q0counter@4000ti,omap-counter32k@  bcounter_32kprm@6000 ti,omap4-prm`0 W clockssys_clkin_ckx ti,mux-clock¤XYZ[\]^¿ abe_dpll_bypass_clk_mux_ckx ti,mux-clock¤,•  abe_dpll_refclk_mux_ckx ti,mux-clock¤,   dbgclk_mux_ckxfixed-factor-clock¤íøl4_wkup_clk_mux_ckx ti,mux-clock¤_ GGsyc_clk_div_ckxti,divider-clock¤¢ ##gpio1_dbclkxti,gate-clock¤,•8dmt1_clk_muxx ti,mux-clock¤,•@usim_ckxti,divider-clock¤8•X ``usim_fclkxti,gate-clock¤`•Xpmd_stm_clock_mux_ckx ti,mux-clock ¤ab•  ccpmd_trace_clk_mux_ckx ti,mux-clock ¤ab•  ddstm_clk_div_ckxti,divider-clock¤c•¢@ trace_clk_div_div_ckxti,divider-clock¤d•  eetrace_clk_div_ckxti,clkdm-gate-clock¤e ffbandgap_fclkxti,gate-clock¤,•ˆclockdomainsemu_sys_clkdmti,clockdomain¤fscrm@a000ti,omap4-scrm  clocksauxclk0_src_gate_ckx ti,composite-no-wait-gate-clock¤g• iiauxclk0_src_mux_ckxti,composite-mux-clock ¤gh• jjauxclk0_src_ckxti,composite-clock¤ij kkauxclk0_ckxti,divider-clock¤k•¢ {{auxclk1_src_gate_ckx ti,composite-no-wait-gate-clock¤g• llauxclk1_src_mux_ckxti,composite-mux-clock ¤gh• mmauxclk1_src_ckxti,composite-clock¤lm nnauxclk1_ckxti,divider-clock¤n•¢ ||auxclk2_src_gate_ckx ti,composite-no-wait-gate-clock¤g• ooauxclk2_src_mux_ckxti,composite-mux-clock ¤gh• ppauxclk2_src_ckxti,composite-clock¤op qqauxclk2_ckxti,divider-clock¤q•¢ }}auxclk3_src_gate_ckx ti,composite-no-wait-gate-clock¤g• rrauxclk3_src_mux_ckxti,composite-mux-clock ¤gh• ssauxclk3_src_ckxti,composite-clock¤rs ttauxclk3_ckxti,divider-clock¤t•¢ ~~auxclk4_src_gate_ckx ti,composite-no-wait-gate-clock¤g•  uuauxclk4_src_mux_ckxti,composite-mux-clock ¤gh•  vvauxclk4_src_ckxti,composite-clock¤uv wwauxclk4_ckxti,divider-clock¤w•¢  auxclk5_src_gate_ckx ti,composite-no-wait-gate-clock¤g•$ xxauxclk5_src_mux_ckxti,composite-mux-clock ¤gh•$ yyauxclk5_src_ckxti,composite-clock¤xy zzauxclk5_ckxti,divider-clock¤z•¢$ €€auxclkreq0_ckx ti,mux-clock¤{|}~€•auxclkreq1_ckx ti,mux-clock¤{|}~€•auxclkreq2_ckx ti,mux-clock¤{|}~€•auxclkreq3_ckx ti,mux-clock¤{|}~€•auxclkreq4_ckx ti,mux-clock¤{|}~€• auxclkreq5_ckx ti,mux-clock¤{|}~€•$clockdomainspinmux@1e040 ti,omap4-padconfpinctrl-singleà@8,Rpÿpinmux_leds_wkpins¥ ¦¦pinmux_twl6030_wkup_pins¥ „„ocmcram@40304000 mmio-sram@0@  dma-controller@4a056000ti,omap4430-sdmaJ`0W  ÿ  gpio@4a310000ti,omap4-gpioJ1 Wbgpio1$6F, §§gpio@48055000ti,omap4-gpioHP Wbgpio26F, ’’gpio@48057000ti,omap4-gpioHp Wbgpio36F,gpio@48059000ti,omap4-gpioH W bgpio46F, ‡‡gpio@4805b000ti,omap4-gpioH° W!bgpio56F,gpio@4805d000ti,omap4-gpioHÐ W"bgpio66F,gpmc@50000000ti,omap4430-gpmcP WR^bgpmcp¤«fckserial@4806a000ti,omap4-uartH  WHbuart1…Ülserial@4806c000ti,omap4-uartHÀ WIbuart2…ÜlƒIÜserial@48020000ti,omap4-uartH WJbuart3…ÜlƒJserial@4806e000ti,omap4-uartHà WFbuart4…ÜlƒFspinlock@4a0f6000ti,omap4-hwspinlockJ` bspinlock—i2c@48070000 ti,omap4-i2cH W8bi2c1default›‚…€twl@48H W ti,twl6030,default›ƒ„rtcti,twl4030-rtcW regulator-vaux1ti,twl6030-vaux1ÏB@ç-ÆÀregulator-vaux2ti,twl6030-vaux2ÏO€ç*¹€regulator-vaux3ti,twl6030-vaux3ÏB@ç-ÆÀregulator-vmmcti,twl6030-vmmcÏO€ç-ÆÀ regulator-vppti,twl6030-vppÏw@ç&% regulator-vusimti,twl6030-vusimÏO€ç,@ regulator-vdacti,twl6030-vdac   regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxio¥ žžregulator-vusbti,twl6030-vusb ……regulator-v1v8ti,twl6030-v1v8¥ ˆˆregulator-v2v1ti,twl6030-v2v1¥ ‰‰usb-comparatorti,twl6030-usbW ¹…pwmti,twl6030-pwmÄpwmledti,twl6030-pwmledÄtwl@4b ti,twl6040Kdefault›† Ww χàˆë‰÷ ©©i2c@48072000 ti,omap4-i2cH  W9bi2c2default›Š…€i2c@48060000 ti,omap4-i2cH W=bi2c3default›‹…†  ®®eeprom@50 ti,eepromPi2c@48350000 ti,omap4-i2cH5 W>bi2c4default›Œ…€spi@48098000ti,omap4-mcspiH € WAbmcspi1 @#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH   WBbmcspi2  +,-.tx0rx0tx1rx1spi@480b8000ti,omap4-mcspiH € W[bmcspi3 tx0rx0spi@480ba000ti,omap4-mcspiH   W0bmcspi4 FGtx0rx0mmc@4809c000ti,omap4-hsmmcH À WSbmmc1'4=>txrxKŽXdmmc@480b4000ti,omap4-hsmmcH @ WVbmmc24/0txrx ndisabledmmc@480ad000ti,omap4-hsmmcH Ð W^bmmc34MNtxrx ndisabledmmc@480d1000ti,omap4-hsmmcH  W`bmmc449:txrx ndisabledmmc@480d5000ti,omap4-hsmmcH P W;bmmc54;<txrxdefault›X‘udƒwlcore@2 ti,wl1271&’W–Iðmmu@4a066000ti,omap4-iommuJ` Wbmmu_dspªmmu@55082000ti,omap4-iommuU  Wdbmmu_ipuª·wdt@4a314000ti,omap4-wdtti,omap3-wdtJ1@€ WP bwd_timer2mcpdm@40132000ti,omap4-mcpdm@ I Ímpudma WpbmcpdmABup_linkdn_linknokaydefault›“ ¨¨dmic@4012e000ti,omap4-dmic@àIàÍmpudma WrbdmicCup_link ndisabledmcbsp@40122000ti,omap4-mcbsp@ ÿI ÿÍmpudma W×commonç€bmcbsp1!"txrxnokaydefault›”mcbsp@40124000ti,omap4-mcbsp@@ÿI@ÿÍmpudma W×commonç€bmcbsp2txrx ndisabledmcbsp@40126000ti,omap4-mcbsp@`ÿI`ÿÍmpudma W×commonç€bmcbsp3txrx ndisabledmcbsp@48096000ti,omap4-mcbspH `ÿÍmpu W×commonç€bmcbsp4 txrx ndisabledkeypad@4a31c000ti,omap4-keypadJ1À€ WxÍmpubkbddmm@4e000000 ti,omap4-dmmN Wqbdmmemif@4c000000 ti,emif-4dL Wnbemif1pöÿ+>G•emif@4d000000 ti,emif-4dM Wobemif2pöÿ+>G•ocp2scp@4a0ad000ti,omap-ocp2scpJ Ðqbocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2J ЀXU–¤—«wkupclka ™™mailbox@4a0f4000ti,omap4-mailboxJ@ WbmailboxlxŠmbox_ipu œ §mbox_dsp œ §timer@4a318000ti,omap3430-timerJ1€€ W%btimer1²timer@48032000ti,omap3430-timerH € W&btimer2timer@48034000ti,omap4430-timerH@€ W'btimer3timer@48036000ti,omap4430-timerH`€ W(btimer4timer@40138000ti,omap4430-timer@€€I€€ W)btimer5Átimer@4013a000ti,omap4430-timer@ €I € W*btimer6Átimer@4013c000ti,omap4430-timer@À€IÀ€ W+btimer7Átimer@4013e000ti,omap4430-timer@à€Ià€ W,btimer8ÎÁtimer@4803e000ti,omap4430-timerHà€ W-btimer9Îtimer@48086000ti,omap3430-timerH`€ W.btimer10Îtimer@48088000ti,omap4430-timerH€€ W/btimer11Îusbhstll@4a062000 ti,usbhs-tllJ  WN busb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ busb_host_hsq ¤HIK3«refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 Ûehci-phyohci@4a064800ti,ohci-omap3JH& WLehci@4a064c00 ti,ehci-omapJL& WMæ˜control-phy@4a002300ti,control-phy-usb2J#Ípower ––control-phy@4a00233cti,control-phy-otghsJ#<Íotghs_control ššusb_otg_hs@4a0ab000ti,omap4-musbJ °ÿW\]×mcdma busb_otg_hsë™æ™ óusb2-phyý Ušá(2aes@4b501000 ti,omap4-aesbaesKP  WUontxrxdes@480a5000 ti,omap4-desbdesH P  WRuttxrxregulator-abb-mpu ti,abb-v2Àabb_mpu.€¤G2XnokayJ0{ÐJ0`Íbase-addressint-addressxh£èO€èû1Èregulator-abb-iva ti,abb-v2Àabb_iva.€¤G2X ndisabledJ0{ØJ0`Íbase-addressint-addressdss@58000000 ti,omap4-dssX€nok bdss_core¤›«fckqdispc@58001000ti,omap4-dispcX W bdss_dispc¤›«fckencoder@58002000ti,omap4-rfbiX  ndisabled bdss_rfbi¤›«fckickencoder@58003000ti,omap4-vencX0 ndisabled bdss_venc¤œ«fckencoder@58004000 ti,omap4-dsiX@XB@XC Íprotophypll W5 ndisabled bdss_dsi1¤› «fcksys_clkencoder@58005000 ti,omap4-dsiXPXR@XS Íprotophypll WTnok bdss_dsi2¤› «fcksys_clktžencoder@58006000ti,omap4-hdmi X`XbXcXdÍwppllphycore Wenok bdss_hdmi¤Ÿ «fcksys_clkL audio_tx portendpoint‹¡ °°portendpoint‹¢› ¬¬bandgapJ"`J#,ti,omap4430-bandgap¦ ££thermal-zonescpu_thermal¼úÒèà£tripscpu_alertð† üЊpassive ¤¤cpu_critðèHüÐ Šcriticalcooling-mapsmap0¤  ¥ÿÿÿÿÿÿÿÿlpddr2#Elpida,ECB240ABACNjedec,lpddr2-s4# ,:GScp}‰–£² ••lpddr2-timings@0jedec,lpddr2-timings¿˜–€ÈׄÑR×FPÜ:˜à¤é'îLóL÷Lü:˜|ÃP_~@B@'p3plpddr2-timings@1jedec,lpddr2-timings¿˜–€È ëÂÑR×FPÜ:˜à¤é'î'óL÷Lü:˜|ÃP_~@B@'p3pleds gpio-ledsdefault›¦heartbeatFpandaboard::status1 L§ RheartbeatmmcFpandaboard::status2 L§Rmmc0soundti,abe-twl6040 hPandaBoardqIð~¨‡©¯’Headset StereophoneHSOLHeadset StereophoneHSORExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inhsusb1_power_regregulator-fixed Àhsusb1_vbusÏ2Z ç2Z  Û§£p÷¥´ ªªhsusb1_phyusb-nop-xceiv Æ’Òª¤~ «main_clk…$ø ˜˜wl12xx_vmmcdefault›«regulator-fixedÀvwl1271Ïw@çw@ Û’ £p÷ ‘‘encoder@0 ti,tfp410 ݧportsport@0endpoint@0‹¬ ¢¢port@1endpoint@0‹­ ¯¯connector@0dvi-connectorFdviíõ®portendpoint‹¯ ­­encoder@1 ti,tpd12s015$L’’ ’portsport@0endpoint@0‹° ¡¡port@1endpoint@0‹± ²²connector@1hdmi-connectorFhdmiŠaportendpoint‹² ±± #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0display1device_typeregnext-level-cacheclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoti,dividersti,clock-divti,clock-multti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csdmasdma-namesti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthstatusnon-removablecap-power-off-cardref-clock-frequency#iommu-cellsti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handlectrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdd-supplyvdda-supplyremote-endpointdata-lines#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedlabelgpioslinux,default-triggerti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingstartup-delay-usregulator-boot-onreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus