<8(H+nokia,n800nokia,n8x0ti,omap2420ti,omap2& 7Nokia N800chosenaliases=/ocp/serial@4806a000E/ocp/serial@4806c000M/ocp/serial@4806e000U/ocp/i2c@48070000Z/ocp/i2c@48072000memory_memorykcpuscpuarm,arm1136jf-s_cpupmuarm,arm1136-pmuosocti,omap-inframpu ti,omap2-mpuzmpuocp simple-buszl3_mainaes@480a6000 ti,omap2-aeszaeskH `P  txrx1w@480b2000ti,omap2420-1wzhdq1wkH o:interrupt-controller@1ti,omap2-intckHdma-controller@48056000"ti,omap2430-sdmati,omap2420-sdmazdmakH`o  @i2c@48070000ti,omap2420-i2czi2c1kHo8txrxpmic@72 menelauskroi2c@48072000ti,omap2420-i2czi2c2kH o9txrxmcspi@48098000ti,omap2-mcspizmcspi1kH oA@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3mcspi@4809a000ti,omap2-mcspizmcspi2kH oB +,-.tx0rx0tx1rx1rng@480a0000 ti,omap2-rngzrngkH Po4sham@480a4000ti,omap2-shamzshamkH @do3 rxserial@4806a000ti,omap2-uartzuart1kH oH12txrxlserial@4806c000ti,omap2-uartzuart2kHoI34txrxlserial@4806e000ti,omap2-uartzuart3kHoJ56txrxltimer@4802a000ti,omap2420-timerkHo&ztimer2timer@48078000ti,omap2420-timerkHo'ztimer3timer@4807a000ti,omap2420-timerkHo(ztimer4timer@4807c000ti,omap2420-timerkHo)ztimer5timer@4807e000ti,omap2420-timerkHo*ztimer6timer@48080000ti,omap2420-timerkHo+ztimer7timer@48082000ti,omap2420-timerkH o,ztimer8timer@48084000ti,omap2420-timerkH@o-ztimer9timer@48086000ti,omap2420-timerkH`o.ztimer10timer@48088000ti,omap2420-timerkHo/ztimer11timer@4808a000ti,omap2420-timerkHo0ztimer12dss@48050000 ti,omap2-dsskH disabled zdss_coredispc@48050400ti,omap2-dispckHo zdss_dispcencoder@48050800ti,omap2-rfbikH disabled zdss_rfbiencoder@48050c00ti,omap2-venckH  disabled zdss_vencl4@48000000ti,omap2-l4simple-bus Hprcm@8000ti,omap2-prcmkclocksfunc_32k_ck$ fixed-clock00secure_32k_ck$ fixed-clockvirt_12m_ck$ fixed-clockvirt_13m_ck$ fixed-clock]@virt_19200000_ck$ fixed-clock$virt_26m_ck$ fixed-clockaplls_clkin_ck$ ti,mux-clock18k@aplls_clkin_x2_ck$fixed-factor-clock1EPosc_ck$ ti,mux-clock18k`Z  sys_ck$ti,divider-clock1 8qk`Z  alt_ck$ fixed-clock7  mcbsp_clks$ fixed-clockIIdpll_ck$ti,omap2-dpll-core-clock1 k@  apll96_ck$ti,omap2-apll-clock1 8| k0 apll54_ck$ti,omap2-apll-clock1 8| 7 k0   func_54m_ck$ ti,mux-clock1 8k@core_ck$fixed-factor-clock1 EPfunc_96m_ck$fixed-factor-clock1EPapll96_d2_ck$fixed-factor-clock1EPfunc_48m_ck$ ti,mux-clock1 8k@func_12m_ck$fixed-factor-clock1EPJJsys_clkout_src_gate$ ti,composite-no-wait-gate-clock18kpsys_clkout_src_mux$ti,composite-mux-clock1 kpsys_clkout_src$ti,composite-clock1sys_clkout$ti,divider-clock18q@kpemul_ck$ti,gate-clock18kx]]mpu_ck$ti,divider-clock1qk@Zdsp_gate_fck$ti,composite-gate-clock18kdsp_div_fck$ti,composite-divider-clock1k@4 dsp_fck$ti,composite-clock1NNcore_l3_ck$ti,divider-clock1qk@Zgfx_3d_gate_fck$ti,composite-gate-clock18kgfx_3d_div_fck$ti,composite-divider-clock1qk@Zgfx_3d_fck$ti,composite-clock1gfx_2d_gate_fck$ti,composite-gate-clock18kgfx_2d_div_fck$ti,composite-divider-clock1qk@Zgfx_2d_fck$ti,composite-clock1gfx_ick$ti,wait-gate-clock18kYYl4_ck$ti,divider-clock18qk@Zdss_ick$!ti,omap3-no-wait-interface-clock18kggdss1_gate_fck$ ti,composite-no-wait-gate-clock18k((core_d2_ck$fixed-factor-clock1EPcore_d3_ck$fixed-factor-clock1EP  core_d4_ck$fixed-factor-clock1EP!!core_d5_ck$fixed-factor-clock1EP""core_d6_ck$fixed-factor-clock1EP##dummy_ck$ fixed-clockUUcore_d8_ck$fixed-factor-clock1EP$$core_d9_ck$fixed-factor-clock1EP %%core_d12_ck$fixed-factor-clock1EP &&core_d16_ck$fixed-factor-clock1EP''dss1_mux_fck$ti,composite-mux-clock,1  !"#$%&'8k@))dss1_fck$ti,composite-clock1()dss2_gate_fck$ ti,composite-no-wait-gate-clock18k**dss2_mux_fck$ti,composite-mux-clock1 8 k@++dss2_fck$ti,composite-clock1*+dss_54m_fck$ti,wait-gate-clock18khhssi_ssr_sst_gate_fck$ti,composite-gate-clock18k,,ssi_ssr_sst_div_fck$ti,composite-divider-clock18k@$--ssi_ssr_sst_fck$ti,composite-clock1,-usb_l4_gate_ick$ti,composite-interface-clock18k..usb_l4_div_ick$ti,composite-divider-clock18k@//usb_l4_ick$ti,composite-clock1./ssi_l4_ick$ti,omap3-interface-clock18kiigpt1_ick$ti,omap3-interface-clock1 8k^^gpt1_gate_fck$ti,composite-gate-clock108k11gpt1_mux_fck$ti,composite-mux-clock 10 k@22gpt1_fck$ti,composite-clock112gpt2_ick$ti,omap3-interface-clock18kjjgpt2_gate_fck$ti,composite-gate-clock108k33gpt2_mux_fck$ti,composite-mux-clock 10 8kD44gpt2_fck$ti,composite-clock134gpt3_ick$ti,omap3-interface-clock18kkkgpt3_gate_fck$ti,composite-gate-clock108k55gpt3_mux_fck$ti,composite-mux-clock 10 8kD66gpt3_fck$ti,composite-clock156gpt4_ick$ti,omap3-interface-clock18kllgpt4_gate_fck$ti,composite-gate-clock108k77gpt4_mux_fck$ti,composite-mux-clock 10 8kD88gpt4_fck$ti,composite-clock178gpt5_ick$ti,omap3-interface-clock18kmmgpt5_gate_fck$ti,composite-gate-clock108k99gpt5_mux_fck$ti,composite-mux-clock 10 8kD::gpt5_fck$ti,composite-clock19:gpt6_ick$ti,omap3-interface-clock18knngpt6_gate_fck$ti,composite-gate-clock108k;;gpt6_mux_fck$ti,composite-mux-clock 10 8 kD<<gpt6_fck$ti,composite-clock1;<gpt7_ick$ti,omap3-interface-clock18 koogpt7_gate_fck$ti,composite-gate-clock108 k==gpt7_mux_fck$ti,composite-mux-clock 10 8 kD>>gpt7_fck$ti,composite-clock1=>gpt8_ick$ti,omap3-interface-clock18 kppgpt8_gate_fck$ti,composite-gate-clock108 k??gpt8_mux_fck$ti,composite-mux-clock 10 8kD@@gpt8_fck$ti,composite-clock1?@gpt9_ick$ti,omap3-interface-clock18 kqqgpt9_gate_fck$ti,composite-gate-clock108 kAAgpt9_mux_fck$ti,composite-mux-clock 10 8kDBBgpt9_fck$ti,composite-clock1ABgpt10_ick$ti,omap3-interface-clock18 krrgpt10_gate_fck$ti,composite-gate-clock108 kCCgpt10_mux_fck$ti,composite-mux-clock 10 8kDDDgpt10_fck$ti,composite-clock1CDgpt11_ick$ti,omap3-interface-clock18 kssgpt11_gate_fck$ti,composite-gate-clock108 kEEgpt11_mux_fck$ti,composite-mux-clock 10 8kDFFgpt11_fck$ti,composite-clock1EFgpt12_ick$ti,omap3-interface-clock18kttgpt12_gate_fck$ti,composite-gate-clock108kGGgpt12_mux_fck$ti,composite-mux-clock 10 8kDHHgpt12_fck$ti,composite-clock1GHmcbsp1_ick$ti,omap3-interface-clock18kuumcbsp1_gate_fck$ti,composite-gate-clock1I8kmcbsp2_ick$ti,omap3-interface-clock18kvvmcbsp2_gate_fck$ti,composite-gate-clock1I8kmcspi1_ick$ti,omap3-interface-clock18kwwmcspi1_fck$ti,wait-gate-clock18kxxmcspi2_ick$ti,omap3-interface-clock18kyymcspi2_fck$ti,wait-gate-clock18kzzuart1_ick$ti,omap3-interface-clock18k{{uart1_fck$ti,wait-gate-clock18k||uart2_ick$ti,omap3-interface-clock18k}}uart2_fck$ti,wait-gate-clock18k~~uart3_ick$ti,omap3-interface-clock18kuart3_fck$ti,wait-gate-clock18kgpios_ick$ti,omap3-interface-clock1 8k__gpios_fck$ti,wait-gate-clock108k``mpu_wdt_ick$ti,omap3-interface-clock1 8kaampu_wdt_fck$ti,wait-gate-clock108kbbsync_32k_ick$ti,omap3-interface-clock1 8kccwdt1_ick$ti,omap3-interface-clock1 8kddomapctrl_ick$ti,omap3-interface-clock1 8keecam_fck$ti,gate-clock18kZZcam_ick$!ti,omap3-no-wait-interface-clock18kmailboxes_ick$ti,omap3-interface-clock18kwdt4_ick$ti,omap3-interface-clock18kwdt4_fck$ti,wait-gate-clock108kmspro_ick$ti,omap3-interface-clock18kmspro_fck$ti,wait-gate-clock18kfac_ick$ti,omap3-interface-clock18kfac_fck$ti,wait-gate-clock1J8khdq_ick$ti,omap3-interface-clock18khdq_fck$ti,wait-gate-clock1J8ki2c1_ick$ti,omap3-interface-clock18ki2c2_ick$ti,omap3-interface-clock18kgpmc_fck$ti,fixed-factor-clock1k8sdma_fck$fixed-factor-clock1EPsdma_ick$ti,fixed-factor-clock1k8sdrc_ick$ti,fixed-factor-clock1k8des_ick$ti,omap3-interface-clock18ksha_ick$ti,omap3-interface-clock18krng_ick$ti,omap3-interface-clock18kaes_ick$ti,omap3-interface-clock18kpka_ick$ti,omap3-interface-clock18kusb_fck$ti,wait-gate-clock18k\\sys_clkout2_src_gate$ ti,composite-no-wait-gate-clock18kpKKsys_clkout2_src_mux$ti,composite-mux-clock1 8kpLLsys_clkout2_src$ti,composite-clock1KLMMsys_clkout2$ti,divider-clock1M8 q@kpdsp_gate_ick$ti,composite-interface-clock1N8kOOdsp_div_ick$ti,composite-divider-clock1N8qk@ZPPdsp_ick$ti,composite-clock1OPiva1_gate_ifck$ti,composite-gate-clock18 kQQiva1_div_ifck$ti,composite-divider-clock18k@4 RRiva1_ifck$ti,composite-clock1QRSSiva1_ifck_div$fixed-factor-clock1SEPTTiva1_mpu_int_ifck$ti,wait-gate-clock1T8kffwdt3_ick$ti,omap3-interface-clock18kwdt3_fck$ti,wait-gate-clock108kmmc_ick$ti,omap3-interface-clock18kmmc_fck$ti,wait-gate-clock18keac_ick$ti,omap3-interface-clock18keac_fck$ti,wait-gate-clock18ki2c1_fck$ti,wait-gate-clock1J8ki2c2_fck$ti,wait-gate-clock1J8kvlynq_ick$ti,omap3-interface-clock18k[[vlynq_gate_fck$ti,composite-gate-clock18kWWcore_d18_ck$fixed-factor-clock1EPVVvlynq_mux_fck$ti,composite-mux-clockL1 !U#U$%UU&UUU'UV8k@XXvlynq_fck$ti,composite-clock1WXclockdomainsgfx_clkdmti,clockdomain1Ycore_l3_clkdmti,clockdomain 1Z[\wkup_clkdmti,clockdomain(1 ]^_`abcdeiva1_clkdmti,clockdomain1fdss_clkdmti,clockdomain1ghcore_l4_clkdmti,clockdomain1ijklmnopqrstuvwxyz{|}~scm@0ti,omap2-scmsimple-busk pinmux@30#ti,omap2420-padconfpinctrl-singlek0 ?scm_conf@270sysconkpclocksmcbsp1_mux_fck$ti,composite-mux-clock1I8kmcbsp1_fck$ti,composite-clock1mcbsp2_mux_fck$ti,composite-mux-clock1I8kmcbsp2_fck$ti,composite-clock1clockdomainscounter@4000ti,omap-counter32kk@  zcounter_32kgpio@48018000ti,omap2-gpiokHozgpio1);Ggpio@4801a000ti,omap2-gpiokHozgpio2);Ggpio@4801c000ti,omap2-gpiokHozgpio3);Ggpio@4801e000ti,omap2-gpiokHo zgpio4);Ggpmc@6800a000ti,omap2420-gpmckhoWczgpmconenand@0,0 kum .AO^lH{v &ixpartition@0 7bootloaderk=partition@17configkpartition@27kernelk partition@37initfsk(@partition@47rootfskhpartition@57omap2-onenandkmcbsp@48074000ti,omap2420-mcbspkH@Gmpuo;<Qtxrxzmcbsp1 txrx disabledmcbsp@48076000ti,omap2420-mcbspkH`Gmpuo>?Qtxrxzmcbsp2!"txrx disabledmmc@4809c000ti,omap2420-mmczmsdi1kH oS=>txrxmailbox@48094000ti,omap2-mailboxkH @o"Qdspivazmailboxamdsp  iva  timer@48028000ti,omap2420-timerkHo%ztimer1wdt@48022000 ti,omap2-wdt zwd_timer2kH i2c@0i2c-cbus-gpio$retu@1 retu-mfd&o k #address-cells#size-cellscompatibleinterrupt-parentmodelserial0serial1serial2i2c0i2c1device_typereginterruptsti,hwmodsrangesdmasdma-namesinterrupt-controller#interrupt-cellslinux,phandle#dma-cellsdma-channelsdma-requestsclock-frequencyti,timer-dspti,timer-pwmstatus#clock-cellsclocksti,bit-shiftclock-multclock-divti,index-starts-at-oneti,max-divti,idlest-shiftti,clock-frequencyti,index-power-of-twoti,dividersti,clock-divti,autoidle-shiftti,clock-multpinctrl-single,register-widthpinctrl-single,function-maskti,gpio-always-on#gpio-cellsgpio-controllergpmc,num-csgpmc,num-waitpinsgpmc,sync-readgpmc,burst-lengthgpmc,burst-readgpmc,burst-wrapgpmc,device-widthgpmc,mux-add-datagpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,sync-clk-pslabelread-onlyreg-namesinterrupt-names#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwongpios