8ظ(؀ti,omap3-beagleti,omap3&7TI OMAP3 BeagleBoardchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000memorydmemorypcpuscpu@0arm,cortex-a8dcpup(tHАg8 Odp` 'ppmuarm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp simple-busph l3_mainaes@480c5000 ti,omap3-aesaespH PPprm@48306000 ti,omap3-prmpH0`@clocksvirt_16_8m_ck fixed-clockYosc_sys_ck ti,mux-clockp @  sys_ckti,divider-clock ppsys_clkout1ti,gate-clock p pdpll3_x2_ckfixed-factor-clock 'dpll3_m2x2_ckfixed-factor-clock '  dpll4_x2_ckfixed-factor-clock 'corex2_fckfixed-factor-clock 'wkup_l4_ickfixed-factor-clock'AAcorex2_d3_fckfixed-factor-clock'xxcorex2_d5_fckfixed-factor-clock'yyclockdomainscm@48004000 ti,omap3-cmpH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clock11virt_12m_ck fixed-clockvirt_13m_ck fixed-clock]@virt_19200000_ck fixed-clock$virt_26000000_ck fixed-clockvirt_38_4m_ck fixed-clockIdpll4_ckti,omap3-dpll-per-clockp D 0  dpll4_m2_ckti,divider-clock ?p Hdpll4_m2x2_mul_ckfixed-factor-clock'dpll4_m2x2_ckti,gate-clockp 1omap_96m_alwon_fckfixed-factor-clock'dpll3_ckti,omap3-dpll-core-clockp @ 0  dpll3_m3_ckti,divider-clock p@dpll3_m3x2_mul_ckfixed-factor-clock'dpll3_m3x2_ckti,gate-clock p 1emu_core_alwon_ckfixed-factor-clock'UUsys_altclk fixed-clockmcbsp_clks fixed-clock88dpll3_m2_ckti,divider-clock p @  core_ckfixed-factor-clock 'dpll1_fckti,divider-clockp @dpll1_ckti,omap3-dpll-clockp  $ @ 4dpll1_x2_ckfixed-factor-clock'dpll1_x2m2_ckti,divider-clockp D--cm_96m_fckfixed-factor-clock'omap_96m_fck ti,mux-clockp @66dpll4_m3_ckti,divider-clock  p@dpll4_m3x2_mul_ckfixed-factor-clock'dpll4_m3x2_ckti,gate-clockp 1omap_54m_fck ti,mux-clockp @))cm_96m_d2_fckfixed-factor-clock'  omap_48m_fck ti,mux-clock p @!!omap_12m_fckfixed-factor-clock!'::dpll4_m4_ckti,divider-clock  p@""dpll4_m4x2_mul_ckfixed-factor-clock"'##dpll4_m4x2_ckti,gate-clock#p 1||dpll4_m5_ckti,divider-clock ?p@$$dpll4_m5x2_mul_ckfixed-factor-clock$'%%dpll4_m5x2_ckti,gate-clock%p 1]]dpll4_m6_ckti,divider-clock ?p@&&dpll4_m6x2_mul_ckfixed-factor-clock&'''dpll4_m6x2_ckti,gate-clock'p 1((emu_per_alwon_ckfixed-factor-clock('VVclkout2_src_gate_ck ti,composite-no-wait-gate-clockp p**clkout2_src_mux_ckti,composite-mux-clock)p p++clkout2_src_ckti,composite-clock*+,,sys_clkout2ti,divider-clock,@p pGmpu_ckfixed-factor-clock-'..arm_fckti,divider-clock.p $emu_mpu_alwon_ckfixed-factor-clock.'WWl3_ickti,divider-clockp @//l4_ickti,divider-clock/p @00rm_ickti,divider-clock0p @gpt10_gate_fckti,composite-gate-clock p 22gpt10_mux_fckti,composite-mux-clock1p @33gpt10_fckti,composite-clock23gpt11_gate_fckti,composite-gate-clock p 44gpt11_mux_fckti,composite-mux-clock1p @55gpt11_fckti,composite-clock45core_96m_fckfixed-factor-clock6'77mmchs2_fckti,wait-gate-clock7p mmchs1_fckti,wait-gate-clock7p i2c3_fckti,wait-gate-clock7p i2c2_fckti,wait-gate-clock7p i2c1_fckti,wait-gate-clock7p mcbsp5_gate_fckti,composite-gate-clock8 p mcbsp1_gate_fckti,composite-gate-clock8 p core_48m_fckfixed-factor-clock!'99mcspi4_fckti,wait-gate-clock9p mcspi3_fckti,wait-gate-clock9p mcspi2_fckti,wait-gate-clock9p mcspi1_fckti,wait-gate-clock9p uart2_fckti,wait-gate-clock9p uart1_fckti,wait-gate-clock9p  core_12m_fckfixed-factor-clock:';;hdq_fckti,wait-gate-clock;p core_l3_ickfixed-factor-clock/'<<sdrc_ickti,wait-gate-clock<p }}gpmc_fckfixed-factor-clock<'core_l4_ickfixed-factor-clock0'==mmchs2_ickti,omap3-interface-clock=p mmchs1_ickti,omap3-interface-clock=p hdq_ickti,omap3-interface-clock=p mcspi4_ickti,omap3-interface-clock=p mcspi3_ickti,omap3-interface-clock=p mcspi2_ickti,omap3-interface-clock=p mcspi1_ickti,omap3-interface-clock=p i2c3_ickti,omap3-interface-clock=p i2c2_ickti,omap3-interface-clock=p i2c1_ickti,omap3-interface-clock=p uart2_ickti,omap3-interface-clock=p uart1_ickti,omap3-interface-clock=p  gpt11_ickti,omap3-interface-clock=p  gpt10_ickti,omap3-interface-clock=p  mcbsp5_ickti,omap3-interface-clock=p  mcbsp1_ickti,omap3-interface-clock=p  omapctrl_ickti,omap3-interface-clock=p dss_tv_fckti,gate-clock)pdss_96m_fckti,gate-clock6pdss2_alwon_fckti,gate-clockpdummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clockp >>gpt1_mux_fckti,composite-mux-clock1p @??gpt1_fckti,composite-clock>?aes2_ickti,omap3-interface-clock=p wkup_32k_fckfixed-factor-clock1'@@gpio1_dbckti,gate-clock@p sha12_ickti,omap3-interface-clock=p wdt2_fckti,wait-gate-clock@p wdt2_ickti,omap3-interface-clockAp wdt1_ickti,omap3-interface-clockAp gpio1_ickti,omap3-interface-clockAp omap_32ksync_ickti,omap3-interface-clockAp gpt12_ickti,omap3-interface-clockAp gpt1_ickti,omap3-interface-clockAp per_96m_fckfixed-factor-clock'per_48m_fckfixed-factor-clock!'BBuart3_fckti,wait-gate-clockBp gpt2_gate_fckti,composite-gate-clockpCCgpt2_mux_fckti,composite-mux-clock1p@DDgpt2_fckti,composite-clockCDgpt3_gate_fckti,composite-gate-clockpEEgpt3_mux_fckti,composite-mux-clock1p@FFgpt3_fckti,composite-clockEFgpt4_gate_fckti,composite-gate-clockpGGgpt4_mux_fckti,composite-mux-clock1p@HHgpt4_fckti,composite-clockGHgpt5_gate_fckti,composite-gate-clockpIIgpt5_mux_fckti,composite-mux-clock1p@JJgpt5_fckti,composite-clockIJgpt6_gate_fckti,composite-gate-clockpKKgpt6_mux_fckti,composite-mux-clock1p@LLgpt6_fckti,composite-clockKLgpt7_gate_fckti,composite-gate-clockpMMgpt7_mux_fckti,composite-mux-clock1p@NNgpt7_fckti,composite-clockMNgpt8_gate_fckti,composite-gate-clock pOOgpt8_mux_fckti,composite-mux-clock1p@PPgpt8_fckti,composite-clockOPgpt9_gate_fckti,composite-gate-clock pQQgpt9_mux_fckti,composite-mux-clock1p@RRgpt9_fckti,composite-clockQRper_32k_alwon_fckfixed-factor-clock1'SSgpio6_dbckti,gate-clockSpgpio5_dbckti,gate-clockSpgpio4_dbckti,gate-clockSpgpio3_dbckti,gate-clockSpgpio2_dbckti,gate-clockSp wdt3_fckti,wait-gate-clockSp per_l4_ickfixed-factor-clock0'TTgpio6_ickti,omap3-interface-clockTpgpio5_ickti,omap3-interface-clockTpgpio4_ickti,omap3-interface-clockTpgpio3_ickti,omap3-interface-clockTpgpio2_ickti,omap3-interface-clockTp wdt3_ickti,omap3-interface-clockTp uart3_ickti,omap3-interface-clockTp uart4_ickti,omap3-interface-clockTpgpt9_ickti,omap3-interface-clockTp gpt8_ickti,omap3-interface-clockTp gpt7_ickti,omap3-interface-clockTpgpt6_ickti,omap3-interface-clockTpgpt5_ickti,omap3-interface-clockTpgpt4_ickti,omap3-interface-clockTpgpt3_ickti,omap3-interface-clockTpgpt2_ickti,omap3-interface-clockTpmcbsp2_ickti,omap3-interface-clockTpmcbsp3_ickti,omap3-interface-clockTpmcbsp4_ickti,omap3-interface-clockTpmcbsp2_gate_fckti,composite-gate-clock8pmcbsp3_gate_fckti,composite-gate-clock8pmcbsp4_gate_fckti,composite-gate-clock8pemu_src_mux_ck ti,mux-clockUVWp@XXemu_src_ckti,clkdm-gate-clockXYYpclk_fckti,divider-clockYp@pclkx2_fckti,divider-clockYp@atclk_fckti,divider-clockYp@traceclk_src_fck ti,mux-clockUVWp@ZZtraceclk_fckti,divider-clockZ p@secure_32k_fck fixed-clock[[gpt12_fckfixed-factor-clock['wdt1_fckfixed-factor-clock['security_l4_ick2fixed-factor-clock0'\\aes1_ickti,omap3-interface-clock\p rng_ickti,omap3-interface-clock\p sha11_ickti,omap3-interface-clock\p des1_ickti,omap3-interface-clock\p cam_mclkti,gate-clock]p]cam_ick!ti,omap3-no-wait-interface-clock0pcsi2_96m_fckti,gate-clock7psecurity_l3_ickfixed-factor-clock/'^^pka_ickti,omap3-interface-clock^p icr_ickti,omap3-interface-clock=p des2_ickti,omap3-interface-clock=p mspro_ickti,omap3-interface-clock=p mailboxes_ickti,omap3-interface-clock=p ssi_l4_ickfixed-factor-clock0'eesr1_fckti,wait-gate-clockp sr2_fckti,wait-gate-clockp sr_l4_ickfixed-factor-clock0'dpll2_fckti,divider-clockp@__dpll2_ckti,omap3-dpll-clock_p$@4p``dpll2_m2_ckti,divider-clock`pDaaiva2_ckti,wait-gate-clockapmodem_fckti,omap3-interface-clockp sad2d_ickti,omap3-interface-clock/p mad2d_ickti,omap3-interface-clock/p mspro_fckti,wait-gate-clock7p ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clockp bbssi_ssr_div_fck_3430es2ti,composite-divider-clockp @$ccssi_ssr_fck_3430es2ti,composite-clockbcddssi_sst_fck_3430es2fixed-factor-clockd'hsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clock<p ~~ssi_ick_3430es2ti,omap3-ssi-interface-clockep usim_gate_fckti,composite-gate-clock6 p ppsys_d2_ckfixed-factor-clock'ggomap_96m_d2_fckfixed-factor-clock6'hhomap_96m_d4_fckfixed-factor-clock6'iiomap_96m_d8_fckfixed-factor-clock6'jjomap_96m_d10_fckfixed-factor-clock6' kkdpll5_m2_d4_ckfixed-factor-clockf'lldpll5_m2_d8_ckfixed-factor-clockf'mmdpll5_m2_d16_ckfixed-factor-clockf'nndpll5_m2_d20_ckfixed-factor-clockf'oousim_mux_fckti,composite-mux-clock(ghijklmnop @qqusim_fckti,composite-clockpqusim_ickti,omap3-interface-clockAp  dpll5_ckti,omap3-dpll-clockp  $ L 4prrdpll5_m2_ckti,divider-clockrp Pffsgx_gate_fckti,composite-gate-clockp zzcore_d3_ckfixed-factor-clock'sscore_d4_ckfixed-factor-clock'ttcore_d6_ckfixed-factor-clock'uuomap_192m_alwon_fckfixed-factor-clock'vvcore_d2_ckfixed-factor-clock'wwsgx_mux_fckti,composite-mux-clock stuvwxyp @{{sgx_fckti,composite-clockz{sgx_ickti,wait-gate-clock/p cpefuse_fckti,gate-clockp ts_fckti,gate-clock1p usbtll_fckti,wait-gate-clockfp usbtll_ickti,omap3-interface-clock=p mmchs3_ickti,omap3-interface-clock=p mmchs3_fckti,wait-gate-clock7p dss1_alwon_fck_3430es2ti,dss-gate-clock|p]dss_ick_3430es2ti,omap3-dss-interface-clock0pusbhost_120m_fckti,gate-clockfpusbhost_48m_fckti,dss-gate-clock!pusbhost_ickti,omap3-dss-interface-clock0pclockdomainscore_l3_clkdmti,clockdomain}~dpll3_clkdmti,clockdomain dpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomainYdpll4_clkdmti,clockdomain wkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomain`d2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainrsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain scrm@48002000ti,omap3-scrmpH clocksmcbsp5_mux_fckti,composite-mux-clock78pmcbsp5_fckti,composite-clockmcbsp1_mux_fckti,composite-mux-clock78ptmcbsp1_fckti,composite-clockmcbsp2_mux_fckti,composite-mux-clock8ptmcbsp2_fckti,composite-clockmcbsp3_mux_fckti,composite-mux-clock8pmcbsp3_fckti,composite-clockmcbsp4_mux_fckti,composite-mux-clock8pmcbsp4_fckti,composite-clockclockdomainscounter@48320000ti,omap-counter32kpH2  counter_32kinterrupt-controller@48200000ti,omap2-intc`pH dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH`  `pinmux@48002030 ti,omap3-padconfpinctrl-singlepH 08"?defaultMpinmux_hsusb2_pins0W      pinmux_uart3_pinsWnAppinmux_twl4030_pinsWApinmux@48002a00 ti,omap3-padconfpinctrl-singlepH*\"pinmux_gpio1_pinsWAgpio@48310000ti,omap3-gpiopH1gpio1k}?defaultMgpio@49050000ti,omap3-gpiopIgpio2}gpio@49052000ti,omap3-gpiopI gpio3}gpio@49054000ti,omap3-gpiopI@ gpio4}gpio@49056000ti,omap3-gpiopI`!gpio5}gpio@49058000ti,omap3-gpiopI"gpio6}serial@4806a000ti,omap3-uartpH H12txrxuart1lserial@4806c000ti,omap3-uartpHI34txrxuart2lserial@49020000ti,omap3-uartpIJ56txrxuart3l?defaultMi2c@48070000 ti,omap3-i2cpH8txrxi2c1'@twl@48pH& ti,twl4030?defaultMaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 vdd_ehciw@w@regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio}  twl4030-usbti,twl4030-usb -;IW`pwmti,twl4030-pwmkpwmledti,twl4030-pwmledkpwrbuttonti,twl4030-pwrbuttoni2c@48072000 ti,omap3-i2cpH 9txrxi2c2i2c@48060000 ti,omap3-i2cpH=txrxi2c3mailbox@48094000ti,omap3-mailboxmailboxpH @spi@48098000ti,omap2-mcspipH Amcspi1v@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspipH Bmcspi2v +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [mcspi3v tx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH 0mcspi4vFGtx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1=>txrxmmc@480b4000ti,omap3-hsmmcpH @Vmmc2/0txrx disabledmmc@480ad000ti,omap3-hsmmcpH ^mmc3MNtxrx disabledmmu@480bd400ti,omap3-mmu-ispmmu_isppH wdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@mpu ;< commontxrxmcbsp1 txrxmcbsp@49022000ti,omap3-mcbsppI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxmcbsp@49024000ti,omap3-mcbsppI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxmcbsp@49026000ti,omap3-mcbsppI`mpu 67 commontxrxmcbsp4txrxmcbsp@48096000ti,omap3-mcbsppH `mpu QR commontxrxmcbsp5txrxsham@480c3000ti,omap3-shamshampH 0d1smartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corepH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivapH timer@48318000ti,omap3430-timerpH1%timer1timer@49032000ti,omap3430-timerpI &timer2timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer5timer@4903a000ti,omap3430-timerpI*timer6timer@4903c000ti,omap3430-timerpI+timer7timer@4903e000ti,omap3430-timerpI,timer8timer@49040000ti,omap3430-timerpI-timer9timer@48086000ti,omap3430-timerpH`.timer10timer@48088000ti,omap3430-timerpH/timer11timer@48304000ti,omap3430-timerpH0@_timer12usbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hs  ehci-phyohci@48064400ti,ohci-omap3usb-ohcipHD&Lehci@48064800ti,ehci-omapusb-ehcipHH&M+gpmc@6e000000ti,omap3430-gpmcgpmcpn0<usb_otg_hs@480ab000ti,omap3-musbpH \]mcdma usb_otg_hsNYa jy+ usb2-phy[2pinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$"?defaultMpinmux_hsusb2_2_pins0W   " leds gpio-ledspmu_statbeagleboard::pmu_stat heartbeatbeagleboard::usr0  heartbeatmmcbeagleboard::usr1 mmc0hsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z phsusb2_phyusb-nop-xceiv soundti,omap-twl4030 omap3beaglegpio_keys gpio-keysuseruser  #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2device_typeregoperating-pointsclock-latencycpu0-supplyinterruptsti,hwmodsranges#clock-cellsclock-frequencylinux,phandleclocksti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,index-power-of-twoti,set-rate-parentti,low-power-stopti,lockti,low-power-bypassti,dividersinterrupt-controller#interrupt-cellsti,intc-size#dma-cells#dma-channels#dma-requestspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsti,gpio-always-ongpio-controller#gpio-cellsdmasdma-namesbci3v1-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellsti,spi-num-csti,dual-voltvmmc-supplyvmmc_aux-supplybus-widthstatusreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerlabelgpioslinux,default-triggergpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspti,codeclinux,codegpio-key,wakeup