m8h(0ti,omap3-evm-37xxti,omap36xx&7TI OMAP37XX EVM (TMDSEVM3730)chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000d/ocp/serial@49042000memorylmemoryxcpuscpu@0arm,cortex-a8lcpux|s 'O 57pmuarm,cortex-a8-pmuxTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp simple-busxh l3_mainaes@480c5000 ti,omap3-aesaesxH PPprm@48306000 ti,omap3-prmxH0`@clocksvirt_16_8m_ck fixed-clockYosc_sys_ck ti,mux-clockx @  sys_ckti,divider-clock xp sys_clkout1ti,gate-clock x pdpll3_x2_ckfixed-factor-clock $/dpll3_m2x2_ckfixed-factor-clock $/  dpll4_x2_ckfixed-factor-clock $/corex2_fckfixed-factor-clock $/wkup_l4_ickfixed-factor-clock$/AAcorex2_d3_fckfixed-factor-clock$/xxcorex2_d5_fckfixed-factor-clock$/yyclockdomainscm@48004000 ti,omap3-cmxH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clock11virt_12m_ck fixed-clockvirt_13m_ck fixed-clock]@virt_19200000_ck fixed-clock$virt_26000000_ck fixed-clockvirt_38_4m_ck fixed-clockIdpll4_ckti,omap3-dpll-per-j-type-clockx D 0  dpll4_m2_ckti,divider-clock ?x H dpll4_m2x2_mul_ckfixed-factor-clock$/dpll4_m2x2_ckti,hsdiv-gate-clockx 9omap_96m_alwon_fckfixed-factor-clock$/dpll3_ckti,omap3-dpll-core-clockx @ 0  dpll3_m3_ckti,divider-clock x@ dpll3_m3x2_mul_ckfixed-factor-clock$/dpll3_m3x2_ckti,hsdiv-gate-clock x 9emu_core_alwon_ckfixed-factor-clock$/UUsys_altclk fixed-clockmcbsp_clks fixed-clock88dpll3_m2_ckti,divider-clock x @   core_ckfixed-factor-clock $/dpll1_fckti,divider-clockx @ dpll1_ckti,omap3-dpll-clockx  $ @ 4dpll1_x2_ckfixed-factor-clock$/dpll1_x2m2_ckti,divider-clockx D --cm_96m_fckfixed-factor-clock$/omap_96m_fck ti,mux-clockx @66dpll4_m3_ckti,divider-clock  x@ dpll4_m3x2_mul_ckfixed-factor-clock$/dpll4_m3x2_ckti,hsdiv-gate-clockx 9omap_54m_fck ti,mux-clockx @))cm_96m_d2_fckfixed-factor-clock$/  omap_48m_fck ti,mux-clock x @!!omap_12m_fckfixed-factor-clock!$/::dpll4_m4_ckti,divider-clock  x@ ""dpll4_m4x2_mul_ckfixed-factor-clock"$/##dpll4_m4x2_ckti,gate-clock#x 9||dpll4_m5_ckti,divider-clock ?x@ $$dpll4_m5x2_mul_ckfixed-factor-clock$$/%%dpll4_m5x2_ckti,hsdiv-gate-clock%x 9O]]dpll4_m6_ckti,divider-clock ?x@ &&dpll4_m6x2_mul_ckfixed-factor-clock&$/''dpll4_m6x2_ckti,hsdiv-gate-clock'x 9((emu_per_alwon_ckfixed-factor-clock($/VVclkout2_src_gate_ck ti,composite-no-wait-gate-clockx p**clkout2_src_mux_ckti,composite-mux-clock)x p++clkout2_src_ckti,composite-clock*+,,sys_clkout2ti,divider-clock,@x pbmpu_ckfixed-factor-clock-$/..arm_fckti,divider-clock.x $emu_mpu_alwon_ckfixed-factor-clock.$/WWl3_ickti,divider-clockx @ //l4_ickti,divider-clock/x @ 00rm_ickti,divider-clock0x @ gpt10_gate_fckti,composite-gate-clock x 22gpt10_mux_fckti,composite-mux-clock1x @33gpt10_fckti,composite-clock23gpt11_gate_fckti,composite-gate-clock x 44gpt11_mux_fckti,composite-mux-clock1x @55gpt11_fckti,composite-clock45core_96m_fckfixed-factor-clock6$/77mmchs2_fckti,wait-gate-clock7x mmchs1_fckti,wait-gate-clock7x i2c3_fckti,wait-gate-clock7x i2c2_fckti,wait-gate-clock7x i2c1_fckti,wait-gate-clock7x mcbsp5_gate_fckti,composite-gate-clock8 x mcbsp1_gate_fckti,composite-gate-clock8 x core_48m_fckfixed-factor-clock!$/99mcspi4_fckti,wait-gate-clock9x mcspi3_fckti,wait-gate-clock9x mcspi2_fckti,wait-gate-clock9x mcspi1_fckti,wait-gate-clock9x uart2_fckti,wait-gate-clock9x uart1_fckti,wait-gate-clock9x  core_12m_fckfixed-factor-clock:$/;;hdq_fckti,wait-gate-clock;x core_l3_ickfixed-factor-clock/$/<<sdrc_ickti,wait-gate-clock<x }}gpmc_fckfixed-factor-clock<$/core_l4_ickfixed-factor-clock0$/==mmchs2_ickti,omap3-interface-clock=x mmchs1_ickti,omap3-interface-clock=x hdq_ickti,omap3-interface-clock=x mcspi4_ickti,omap3-interface-clock=x mcspi3_ickti,omap3-interface-clock=x mcspi2_ickti,omap3-interface-clock=x mcspi1_ickti,omap3-interface-clock=x i2c3_ickti,omap3-interface-clock=x i2c2_ickti,omap3-interface-clock=x i2c1_ickti,omap3-interface-clock=x uart2_ickti,omap3-interface-clock=x uart1_ickti,omap3-interface-clock=x  gpt11_ickti,omap3-interface-clock=x  gpt10_ickti,omap3-interface-clock=x  mcbsp5_ickti,omap3-interface-clock=x  mcbsp1_ickti,omap3-interface-clock=x  omapctrl_ickti,omap3-interface-clock=x dss_tv_fckti,gate-clock)xdss_96m_fckti,gate-clock6xdss2_alwon_fckti,gate-clockxdummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clockx >>gpt1_mux_fckti,composite-mux-clock1x @??gpt1_fckti,composite-clock>?aes2_ickti,omap3-interface-clock=x wkup_32k_fckfixed-factor-clock1$/@@gpio1_dbckti,gate-clock@x sha12_ickti,omap3-interface-clock=x wdt2_fckti,wait-gate-clock@x wdt2_ickti,omap3-interface-clockAx wdt1_ickti,omap3-interface-clockAx gpio1_ickti,omap3-interface-clockAx omap_32ksync_ickti,omap3-interface-clockAx gpt12_ickti,omap3-interface-clockAx gpt1_ickti,omap3-interface-clockAx per_96m_fckfixed-factor-clock$/per_48m_fckfixed-factor-clock!$/BBuart3_fckti,wait-gate-clockBx gpt2_gate_fckti,composite-gate-clockxCCgpt2_mux_fckti,composite-mux-clock1x@DDgpt2_fckti,composite-clockCDgpt3_gate_fckti,composite-gate-clockxEEgpt3_mux_fckti,composite-mux-clock1x@FFgpt3_fckti,composite-clockEFgpt4_gate_fckti,composite-gate-clockxGGgpt4_mux_fckti,composite-mux-clock1x@HHgpt4_fckti,composite-clockGHgpt5_gate_fckti,composite-gate-clockxIIgpt5_mux_fckti,composite-mux-clock1x@JJgpt5_fckti,composite-clockIJgpt6_gate_fckti,composite-gate-clockxKKgpt6_mux_fckti,composite-mux-clock1x@LLgpt6_fckti,composite-clockKLgpt7_gate_fckti,composite-gate-clockxMMgpt7_mux_fckti,composite-mux-clock1x@NNgpt7_fckti,composite-clockMNgpt8_gate_fckti,composite-gate-clock xOOgpt8_mux_fckti,composite-mux-clock1x@PPgpt8_fckti,composite-clockOPgpt9_gate_fckti,composite-gate-clock xQQgpt9_mux_fckti,composite-mux-clock1x@RRgpt9_fckti,composite-clockQRper_32k_alwon_fckfixed-factor-clock1$/SSgpio6_dbckti,gate-clockSxgpio5_dbckti,gate-clockSxgpio4_dbckti,gate-clockSxgpio3_dbckti,gate-clockSxgpio2_dbckti,gate-clockSx wdt3_fckti,wait-gate-clockSx per_l4_ickfixed-factor-clock0$/TTgpio6_ickti,omap3-interface-clockTxgpio5_ickti,omap3-interface-clockTxgpio4_ickti,omap3-interface-clockTxgpio3_ickti,omap3-interface-clockTxgpio2_ickti,omap3-interface-clockTx wdt3_ickti,omap3-interface-clockTx uart3_ickti,omap3-interface-clockTx uart4_ickti,omap3-interface-clockTxgpt9_ickti,omap3-interface-clockTx gpt8_ickti,omap3-interface-clockTx gpt7_ickti,omap3-interface-clockTxgpt6_ickti,omap3-interface-clockTxgpt5_ickti,omap3-interface-clockTxgpt4_ickti,omap3-interface-clockTxgpt3_ickti,omap3-interface-clockTxgpt2_ickti,omap3-interface-clockTxmcbsp2_ickti,omap3-interface-clockTxmcbsp3_ickti,omap3-interface-clockTxmcbsp4_ickti,omap3-interface-clockTxmcbsp2_gate_fckti,composite-gate-clock8xmcbsp3_gate_fckti,composite-gate-clock8xmcbsp4_gate_fckti,composite-gate-clock8xemu_src_mux_ck ti,mux-clockUVWx@XXemu_src_ckti,clkdm-gate-clockXYYpclk_fckti,divider-clockYx@ pclkx2_fckti,divider-clockYx@ atclk_fckti,divider-clockYx@ traceclk_src_fck ti,mux-clockUVWx@ZZtraceclk_fckti,divider-clockZ x@ secure_32k_fck fixed-clock[[gpt12_fckfixed-factor-clock[$/wdt1_fckfixed-factor-clock[$/uart4_fckti,wait-gate-clockBxsecurity_l4_ick2fixed-factor-clock0$/\\aes1_ickti,omap3-interface-clock\x rng_ickti,omap3-interface-clock\x sha11_ickti,omap3-interface-clock\x des1_ickti,omap3-interface-clock\x cam_mclkti,gate-clock]xOcam_ick!ti,omap3-no-wait-interface-clock0xcsi2_96m_fckti,gate-clock7xsecurity_l3_ickfixed-factor-clock/$/^^pka_ickti,omap3-interface-clock^x icr_ickti,omap3-interface-clock=x des2_ickti,omap3-interface-clock=x mspro_ickti,omap3-interface-clock=x mailboxes_ickti,omap3-interface-clock=x ssi_l4_ickfixed-factor-clock0$/eesr1_fckti,wait-gate-clockx sr2_fckti,wait-gate-clockx sr_l4_ickfixed-factor-clock0$/dpll2_fckti,divider-clockx@ __dpll2_ckti,omap3-dpll-clock_x$@4x``dpll2_m2_ckti,divider-clock`xD aaiva2_ckti,wait-gate-clockaxmodem_fckti,omap3-interface-clockx sad2d_ickti,omap3-interface-clock/x mad2d_ickti,omap3-interface-clock/x mspro_fckti,wait-gate-clock7x ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clockx bbssi_ssr_div_fck_3430es2ti,composite-divider-clockx @$ccssi_ssr_fck_3430es2ti,composite-clockbcddssi_sst_fck_3430es2fixed-factor-clockd$/hsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clock<x ~~ssi_ick_3430es2ti,omap3-ssi-interface-clockex usim_gate_fckti,composite-gate-clock6 x ppsys_d2_ckfixed-factor-clock$/ggomap_96m_d2_fckfixed-factor-clock6$/hhomap_96m_d4_fckfixed-factor-clock6$/iiomap_96m_d8_fckfixed-factor-clock6$/jjomap_96m_d10_fckfixed-factor-clock6$/ kkdpll5_m2_d4_ckfixed-factor-clockf$/lldpll5_m2_d8_ckfixed-factor-clockf$/mmdpll5_m2_d16_ckfixed-factor-clockf$/nndpll5_m2_d20_ckfixed-factor-clockf$/oousim_mux_fckti,composite-mux-clock(ghijklmnox @ qqusim_fckti,composite-clockpqusim_ickti,omap3-interface-clockAx  dpll5_ckti,omap3-dpll-clockx  $ L 4xrrdpll5_m2_ckti,divider-clockrx P ffsgx_gate_fckti,composite-gate-clockx zzcore_d3_ckfixed-factor-clock$/sscore_d4_ckfixed-factor-clock$/ttcore_d6_ckfixed-factor-clock$/uuomap_192m_alwon_fckfixed-factor-clock$/vvcore_d2_ckfixed-factor-clock$/wwsgx_mux_fckti,composite-mux-clock stuvwxyx @{{sgx_fckti,composite-clockz{sgx_ickti,wait-gate-clock/x cpefuse_fckti,gate-clockx ts_fckti,gate-clock1x usbtll_fckti,wait-gate-clockfx usbtll_ickti,omap3-interface-clock=x mmchs3_ickti,omap3-interface-clock=x mmchs3_fckti,wait-gate-clock7x dss1_alwon_fck_3430es2ti,dss-gate-clock|xOdss_ick_3430es2ti,omap3-dss-interface-clock0xusbhost_120m_fckti,gate-clockfxusbhost_48m_fckti,dss-gate-clock!xusbhost_ickti,omap3-dss-interface-clock0xclockdomainscore_l3_clkdmti,clockdomain}~dpll3_clkdmti,clockdomain dpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainYdpll4_clkdmti,clockdomain wkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomain`d2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainrsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain scrm@48002000ti,omap3-scrmxH clocksmcbsp5_mux_fckti,composite-mux-clock78xmcbsp5_fckti,composite-clockmcbsp1_mux_fckti,composite-mux-clock78xtmcbsp1_fckti,composite-clockmcbsp2_mux_fckti,composite-mux-clock8xtmcbsp2_fckti,composite-clockmcbsp3_mux_fckti,composite-mux-clock8xmcbsp3_fckti,composite-clockmcbsp4_mux_fckti,composite-mux-clock8xmcbsp4_fckti,composite-clockclockdomainscounter@48320000ti,omap-counter32kxH2  counter_32kinterrupt-controller@48200000ti,omap2-intc`xH dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`  `pinmux@48002030 ti,omap3-padconfpinctrl-singlexH 08 *pinmux_twl4030_pinsGApinmux_mmc1_pinsPG "$&pinmux_mmc2_pins0G(*,.A02pinmux_uart3_pinsGnAppinmux_wl12xx_gpioGPNpinmux_smsc911x_pinsGpinmux@48002a00 ti,omap3-padconfpinctrl-singlexH*\ *gpio@48310000ti,omap3-gpioxH1gpio1[m}gpio@49050000ti,omap3-gpioxIgpio2m}gpio@49052000ti,omap3-gpioxI gpio3m}gpio@49054000ti,omap3-gpioxI@ gpio4m}gpio@49056000ti,omap3-gpioxI`!gpio5m}gpio@49058000ti,omap3-gpioxI"gpio6m}serial@4806a000ti,omap3-uartxH H12txrxuart1lserial@4806c000ti,omap3-uartxHI34txrxuart2lserial@49020000ti,omap3-uartxIJ56txrxuart3ldefaulti2c@48070000 ti,omap3-i2cxH8txrxi2c1'@twl@48xH& ti,twl4030defaultrtcti,twl4030-rtc bciti,twl4030-bci watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpiom}twl4030-usbti,twl4030-usb $-pwmti,twl4030-pwm8pwmledti,twl4030-pwmled8pwrbuttonti,twl4030-pwrbuttoni2c@48072000 ti,omap3-i2cxH 9txrxi2c2i2c@48060000 ti,omap3-i2cxH=txrxi2c3tvp5146@5c ti,tvp5146m2x\mailbox@48094000ti,omap3-mailboxmailboxxH @spi@48098000ti,omap2-mcspixH Amcspi1C@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH Bmcspi2C +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH [mcspi3C tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH 0mcspi4CFGtx0rx01w@480b2000 ti,omap3-1wxH :hdq1wmmc@4809c000ti,omap3-hsmmcxH Smmc1Q=>txrx^jzdefaultmmc@480b4000ti,omap3-hsmmcxH @Vmmc2/0txrx^zdefaultmmc@480ad000ti,omap3-hsmmcxH ^mmc3MNtxrx disabledmmu@480bd400ti,omap3-mmu-ispmmu_ispxH wdt@48314000 ti,omap3-wdtxH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspxH@mpu ;< commontxrxmcbsp1 txrxmcbsp@49022000ti,omap3-mcbspxI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxmcbsp@49024000ti,omap3-mcbspxI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxmcbsp@49026000ti,omap3-mcbspxI`mpu 67 commontxrxmcbsp4txrxmcbsp@48096000ti,omap3-mcbspxH `mpu QR commontxrxmcbsp5txrxsham@480c3000ti,omap3-shamshamxH 0d1smartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corexH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaxH timer@48318000ti,omap3430-timerxH1%timer1timer@49032000ti,omap3430-timerxI &timer2timer@49034000ti,omap3430-timerxI@'timer3timer@49036000ti,omap3430-timerxI`(timer4timer@49038000ti,omap3430-timerxI)timer5timer@4903a000ti,omap3430-timerxI*timer6timer@4903c000ti,omap3430-timerxI+timer7timer@4903e000ti,omap3430-timerxI,timer8timer@49040000ti,omap3430-timerxI-timer9timer@48086000ti,omap3430-timerxH`.timer10timer@48088000ti,omap3430-timerxH/timer11timer@48304000ti,omap3430-timerxH0@_timer12usbhstll@48062000 ti,usbhs-tllxH N usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ usb_host_hsohci@48064400ti,ohci-omap3usb-ohcixHD&Lehci@48064800ti,ehci-omapusb-ehcixHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcxn ,ethernet@gpmcsmsc,lan9221smsc,lan9115,7IWi{ 0066 r5 LfZ~& xdefaultnand@0,0hynix,h8kds0un0mer-4em x#bch83IW,i,{",(6 @RR~(fpartition@0 DX-Loaderxpartition@0x80000DU-Bootxpartition@0x1c0000 DEnvironmentx$partition@0x280000DKernelx(Ppartition@0x780000 DFilesystemxxusb_otg_hs@480ab000ti,omap3-musbxH \]mcdma usb_otg_hsJU] fu} usb2-phy(2serial@49042000ti,omap3-uartxI PQRtxrxuart4lpinmux@480025a0 ti,omap3-padconfpinctrl-singlexH%\ *regulator-vddvarioregulator-fixed vddvarioregulator-vdd33aregulator-fixedvdd33aleds gpio-ledsledbDomap3evm::ledb  default-onwl12xx_vmmcregulator-fixedvwl1271w@w@ pdefault #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregoperating-pointsclock-latencycpu0-supplyinterruptsti,hwmodsranges#clock-cellsclock-frequencylinux,phandleclocksti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersinterrupt-controller#interrupt-cellsti,intc-size#dma-cells#dma-channels#dma-requestspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsti,gpio-always-ongpio-controller#gpio-cellsdmasdma-namespinctrl-namespinctrl-0bci3v1-supplyregulator-min-microvoltregulator-max-microvoltti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellsti,spi-num-csti,dual-voltvmmc-supplyvmmc_aux-supplybus-widthnon-removablecap-power-off-cardstatusreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinsbank-widthgpmc,mux-add-datagpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-pslabelmultipointnum-epsram-bitsinterface-typeusb-phyphysphy-namespowerregulator-nameregulator-always-ongpioslinux,default-triggergpiostartup-delay-usenable-active-highvin-supply