Ð þíÖg8Íä(ƒÍ¬$ti,omap4-pandati,omap4430ti,omap4&7TI OMAP4 PandaBoardchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000 q/connector@0 z/connector@1memoryƒmemory€@cpuscpu@0arm,cortex-a9ƒcpu“¤«cpu·“à Å“à£è 'ÀO€ 5èa€ûÖèú   cpu@1arm,cortex-a9ƒcpu“interrupt-controller@48241000arm,cortex-a9-gic,H$H$ l2-cache-controller@48242000arm,pl310-cacheH$ =K local-timer@48240600arm,cortex-a9-twd-timerH$  W socti,omap-inframpu ti,omap4-mpubmpudsp ti,omap3-c64bdspiva ti,ivahdbivaocpti,omap4-l3-nocsimple-buslbl3_main_1l3_main_2l3_main_3DD€ EW  cm1@4a004000 ti,omap4-cm1J@ clocksextalt_clkin_cks fixed-clock€„DÀ FFpad_clks_src_cks fixed-clock€· pad_clks_cksti,gate-clock¤ ##pad_slimbus_core_clks_cks fixed-clock€· RRsecure_32k_clk_src_cks fixed-clock€€slimbus_src_clks fixed-clock€· slimbus_clksti,gate-clock¤  $$sys_32k_cks fixed-clock€€ ))virt_12000000_cks fixed-clock€· **virt_13000000_cks fixed-clock€Æ]@ ++virt_16800000_cks fixed-clock€Y ,,virt_19200000_cks fixed-clock€$ø --virt_26000000_cks fixed-clock€Œº€ ..virt_27000000_cks fixed-clock€›üÀ //virt_38400000_cks fixed-clock€Ið 00tie_low_clock_cks fixed-clock€ 55utmi_phy_clkout_cks fixed-clock€“‡ YYxclk60mhsp1_cks fixed-clock€“‡ UUxclk60mhsp2_cks fixed-clock€“‡ WWxclk60motg_cks fixed-clock€“‡ ZZdpll_abe_cksti,omap4-dpll-m4xen-clock¤àäìè dpll_abe_x2_cksti,omap4-dpll-x2-clock¤ð  dpll_abe_m2x2_cksti,divider-clock¤ ¨ðºÑ  abe_24m_fclksfixed-factor-clock¤ èó abe_clksti,divider-clock¤ ý  aess_fclksti,divider-clock¤ ( dpll_abe_m3x2_cksti,divider-clock¤ ¨ôºÑ  core_hsd_byp_clk_mux_cks ti,mux-clock¤ , dpll_core_cksti,omap4-dpll-core-clock¤  $,( dpll_core_x2_cksti,omap4-dpll-x2-clock¤ dpll_core_m6x2_cksti,divider-clock¤¨@ºÑ 44dpll_core_m2_cksti,divider-clock¤¨0ºÑ ddrphy_cksfixed-factor-clock¤èódpll_core_m5x2_cksti,divider-clock¤¨<ºÑ div_core_cksti,divider-clock¤ div_iva_hs_clksti,divider-clock¤Üý div_mpu_hs_clksti,divider-clock¤œý dpll_core_m4x2_cksti,divider-clock¤¨8ºÑ dll_clk_div_cksfixed-factor-clock¤èódpll_abe_m2_cksti,divider-clock¤ðº dpll_core_m3x2_gate_cks ti,composite-no-wait-gate-clock¤4 dpll_core_m3x2_div_cksti,composite-divider-clock¤4º dpll_core_m3x2_cksti,composite-clock¤ ^^dpll_core_m7x2_cksti,divider-clock¤¨DºÑ IIiva_hsd_byp_clk_mux_cks ti,mux-clock¤ ¬ dpll_iva_cksti,omap4-dpll-clock¤  ¤¬¨ dpll_iva_x2_cksti,omap4-dpll-x2-clock¤ dpll_iva_m4x2_cksti,divider-clock¤¨¸ºÑdpll_iva_m5x2_cksti,divider-clock¤¨¼ºÑdpll_mpu_cksti,omap4-dpll-clock¤ `dlh dpll_mpu_m2_cksti,divider-clock¤¨pºÑper_hs_clk_div_cksfixed-factor-clock¤ èó ::usb_hs_clk_div_cksfixed-factor-clock¤ èó @@l3_div_cksti,divider-clock¤ l4_div_cksti,divider-clock¤ \\lp_clk_div_cksfixed-factor-clock¤ èó 11mpu_periphclksfixed-factor-clock¤èóocp_abe_iclksti,divider-clock¤(per_abe_24m_fclksfixed-factor-clock¤èó PPdmic_sync_mux_cks ti,mux-clock ¤ !8 ""func_dmic_abe_gfclks ti,mux-clock ¤"#$8mcasp_sync_mux_cks ti,mux-clock ¤ !@ %%func_mcasp_abe_gfclks ti,mux-clock ¤%#$@mcbsp1_sync_mux_cks ti,mux-clock ¤ !H &&func_mcbsp1_gfclks ti,mux-clock ¤&#$Hmcbsp2_sync_mux_cks ti,mux-clock ¤ !P ''func_mcbsp2_gfclks ti,mux-clock ¤'#$Pmcbsp3_sync_mux_cks ti,mux-clock ¤ !X ((func_mcbsp3_gfclks ti,mux-clock ¤(#$Xslimbus1_fclk_1sti,gate-clock¤! `slimbus1_fclk_0sti,gate-clock¤`slimbus1_fclk_2sti,gate-clock¤# `slimbus1_slimbus_clksti,gate-clock¤$ `timer5_sync_muxs ti,mux-clock¤ )htimer6_sync_muxs ti,mux-clock¤ )ptimer7_sync_muxs ti,mux-clock¤ )xtimer8_sync_muxs ti,mux-clock¤ )€dummy_cks fixed-clock€clockdomainsprm@4a306000 ti,omap4-prmJ0`0clockssys_clkin_cks ti,mux-clock¤*+,-./0º  abe_dpll_bypass_clk_mux_cks ti,mux-clock¤ ) abe_dpll_refclk_mux_cks ti,mux-clock¤ )  dbgclk_mux_cksfixed-factor-clock¤ èól4_wkup_clk_mux_cks ti,mux-clock¤ 1 SSsyc_clk_div_cksti,divider-clock¤   gpio1_dbclksti,gate-clock¤)8dmt1_clk_muxs ti,mux-clock¤ )@usim_cksti,divider-clock¤2X 33usim_fclksti,gate-clock¤3Xpmd_stm_clock_mux_cks ti,mux-clock ¤ 45  66pmd_trace_clk_mux_cks ti,mux-clock ¤ 45  77stm_clk_div_cksti,divider-clock¤6@ ýtrace_clk_div_div_cksti,divider-clock¤7  88trace_clk_div_cksti,clkdm-gate-clock¤8 99bandgap_fclksti,gate-clock¤)ˆclockdomainsemu_sys_clkdmti,clockdomain¤9cm2@4a008000 ti,omap4-cm2J€0clocksper_hsd_byp_clk_mux_cks ti,mux-clock¤ :L ;;dpll_per_cksti,omap4-dpll-clock¤ ;@DLH <<dpll_per_m2_cksti,divider-clock¤<Pº DDdpll_per_x2_cksti,omap4-dpll-x2-clock¤<P ==dpll_per_m2x2_cksti,divider-clock¤=¨PºÑ CCdpll_per_m3x2_gate_cks ti,composite-no-wait-gate-clock¤=T >>dpll_per_m3x2_div_cksti,composite-divider-clock¤=Tº ??dpll_per_m3x2_cksti,composite-clock¤>? __dpll_per_m4x2_cksti,divider-clock¤=¨XºÑ 22dpll_per_m5x2_cksti,divider-clock¤=¨\ºÑ GGdpll_per_m6x2_cksti,divider-clock¤=¨`ºÑ BBdpll_per_m7x2_cksti,divider-clock¤=¨dºÑ JJdpll_usb_cksti,omap4-dpll-j-type-clock¤ @€„Œˆ AAdpll_usb_clkdcoldo_cksti,fixed-factor-clock¤A¨´,Ñdpll_usb_m2_cksti,divider-clock¤A¨ºÑ EEducati_clk_mux_cks ti,mux-clock¤Bfunc_12m_fclksfixed-factor-clock¤Cèófunc_24m_clksfixed-factor-clock¤Dèó !!func_24mc_fclksfixed-factor-clock¤Cèó QQfunc_48m_fclksti,divider-clock¤C OOfunc_48mc_fclksfixed-factor-clock¤Cèó HHfunc_64m_fclksti,divider-clock¤2 NNfunc_96m_fclksti,divider-clock¤C KKinit_60m_fclksti,divider-clock¤E TTper_abe_nc_fclksti,divider-clock¤ LLaes1_fcksti,gate-clock¤ aes2_fcksti,gate-clock¤¨dss_sys_clksti,gate-clock¤    ˜˜dss_tv_clksti,gate-clock¤F   ——dss_dss_clksti,gate-clock¤G : ••dss_48mhz_clksti,gate-clock¤H   ššdss_fcksti,gate-clock¤  ––fdif_fcksti,divider-clock¤2(ýgpio2_dbclksti,gate-clock¤)`gpio3_dbclksti,gate-clock¤)hgpio4_dbclksti,gate-clock¤)pgpio5_dbclksti,gate-clock¤)xgpio6_dbclksti,gate-clock¤)€sgx_clk_muxs ti,mux-clock¤IJ hsi_fcksti,divider-clock¤C8ýiss_ctrlclksti,gate-clock¤K mcbsp4_sync_mux_cks ti,mux-clock¤KLà MMper_mcbsp4_gfclks ti,mux-clock¤M#àhsmmc1_fclks ti,mux-clock¤NK(hsmmc2_fclks ti,mux-clock¤NK0ocp2scp_usb_phy_phy_48msti,gate-clock¤Oàsha2md5_fcksti,gate-clock¤Èslimbus2_fclk_1sti,gate-clock¤P 8slimbus2_fclk_0sti,gate-clock¤Q8slimbus2_slimbus_clksti,gate-clock¤R 8smartreflex_core_fcksti,gate-clock¤S8smartreflex_iva_fcksti,gate-clock¤S0smartreflex_mpu_fcksti,gate-clock¤S(cm2_dm10_muxs ti,mux-clock¤ )(cm2_dm11_muxs ti,mux-clock¤ )0cm2_dm2_muxs ti,mux-clock¤ )8cm2_dm3_muxs ti,mux-clock¤ )@cm2_dm4_muxs ti,mux-clock¤ )Hcm2_dm9_muxs ti,mux-clock¤ )Pusb_host_fs_fcksti,gate-clock¤HÐ ]]utmi_p1_gfclks ti,mux-clock¤TUX VVusb_host_hs_utmi_p1_clksti,gate-clock¤VXutmi_p2_gfclks ti,mux-clock¤TWX XXusb_host_hs_utmi_p2_clksti,gate-clock¤X Xusb_host_hs_utmi_p3_clksti,gate-clock¤T Xusb_host_hs_hsic480m_p1_clksti,gate-clock¤E Xusb_host_hs_hsic60m_p1_clksti,gate-clock¤T Xusb_host_hs_hsic60m_p2_clksti,gate-clock¤T Xusb_host_hs_hsic480m_p2_clksti,gate-clock¤EXusb_host_hs_func48mclksti,gate-clock¤HXusb_host_hs_fcksti,gate-clock¤TXotg_60m_gfclks ti,mux-clock¤YZ` [[usb_otg_hs_xclksti,gate-clock¤[`usb_otg_hs_icksti,gate-clock¤`usb_phy_cm_clk32ksti,gate-clock¤)@usb_tll_hs_usb_ch2_clksti,gate-clock¤T husb_tll_hs_usb_ch0_clksti,gate-clock¤Thusb_tll_hs_usb_ch1_clksti,gate-clock¤T husb_tll_hs_icksti,gate-clock¤\hclockdomainsl3_init_clkdmti,clockdomain¤A]scrm@4a30a000ti,omap4-scrmJ0  clocksauxclk0_src_gate_cks ti,composite-no-wait-gate-clock¤^ ``auxclk0_src_mux_cksti,composite-mux-clock ¤ ^_ aaauxclk0_src_cksti,composite-clock¤`a bbauxclk0_cksti,divider-clock¤b rrauxclk1_src_gate_cks ti,composite-no-wait-gate-clock¤^ ccauxclk1_src_mux_cksti,composite-mux-clock ¤ ^_ ddauxclk1_src_cksti,composite-clock¤cd eeauxclk1_cksti,divider-clock¤e ssauxclk2_src_gate_cks ti,composite-no-wait-gate-clock¤^ ffauxclk2_src_mux_cksti,composite-mux-clock ¤ ^_ ggauxclk2_src_cksti,composite-clock¤fg hhauxclk2_cksti,divider-clock¤h ttauxclk3_src_gate_cks ti,composite-no-wait-gate-clock¤^ iiauxclk3_src_mux_cksti,composite-mux-clock ¤ ^_ jjauxclk3_src_cksti,composite-clock¤ij kkauxclk3_cksti,divider-clock¤k uuauxclk4_src_gate_cks ti,composite-no-wait-gate-clock¤^  llauxclk4_src_mux_cksti,composite-mux-clock ¤ ^_  mmauxclk4_src_cksti,composite-clock¤lm nnauxclk4_cksti,divider-clock¤n  vvauxclk5_src_gate_cks ti,composite-no-wait-gate-clock¤^$ ooauxclk5_src_mux_cksti,composite-mux-clock ¤ ^_$ ppauxclk5_src_cksti,composite-clock¤op qqauxclk5_cksti,divider-clock¤q$ wwauxclkreq0_cks ti,mux-clock¤rstuvwauxclkreq1_cks ti,mux-clock¤rstuvwauxclkreq2_cks ti,mux-clock¤rstuvwauxclkreq3_cks ti,mux-clock¤rstuvwauxclkreq4_cks ti,mux-clock¤rstuvw auxclkreq5_cks ti,mux-clock¤rstuvw$clockdomainscounter@4a304000ti,omap-counter32kJ0@  bcounter_32kpinmux@4a100040 ti,omap4-padconfpinctrl-singleJ@–,Mkÿˆdefault–xyz{|pinmux_twl6040_pins à` ‚‚pinmux_mcpdm_pins( ÆÈÊÌÎ ŽŽpinmux_mcbsp1_pins  ¾ÀÂÄ pinmux_dss_dpi_pinsà "$&(*,.0246tvxz|~€‚„†ˆŠŒŽ’” xxpinmux_tfp410_pins D yypinmux_dss_hdmi_pins Z\^ zzpinmux_tpd12s015_pins "HX  {{pinmux_hsusbb1_pins` ‚ „† ˆ Š Œ Ž  ’ ” – ˜  ||pinmux_i2c1_pins âä ~~pinmux_i2c2_pins æè ††pinmux_i2c3_pins êì ‡‡pinmux_i2c4_pins î𠈈pinmux_wl12xx_gpio  &,02 §§pinmux_wl12xx_pins@ 8:   ŒŒpinmux_twl6030_pins ^A pinmux@4a31e040 ti,omap4-padconfpinctrl-singleJ1à@8,Mkÿpinmux_leds_wkpins  ¡¡pinmux_twl6030_wkup_pins  €€tisyscon@4a1005a0sysconJ p }}pbias_regulatorti,pbias-omap`´}pbias_mmc_omap4»pbias_mmc_omap4Êw@â-ÆÀ ŠŠdma-controller@4a056000ti,omap4430-sdmaJ`0W  ú  ‰‰gpio@4a310000ti,omap4-gpioJ1 Wbgpio1!3C, ¢¢gpio@48055000ti,omap4-gpioHP Wbgpio23C, ¥¥gpio@48057000ti,omap4-gpioHp Wbgpio33C,gpio@48059000ti,omap4-gpioH W bgpio43C, ƒƒgpio@4805b000ti,omap4-gpioH° W!bgpio53C,gpio@4805d000ti,omap4-gpioHÐ W"bgpio63C,gpmc@50000000ti,omap4430-gpmcP WO[bgpmcm¤«fckserial@4806a000ti,omap4-uartH  WHbuart1€Ülserial@4806c000ti,omap4-uartHÀ WIbuart2€Ülserial@48020000ti,omap4-uartH WJbuart3€Ülserial@4806e000ti,omap4-uartHà WFbuart4€Ülspinlock@4a0f6000ti,omap4-hwspinlockJ` bspinlock€i2c@48070000 ti,omap4-i2cH W8bi2c1ˆdefault–~€€twl@48H W& ti,twl6030,ˆdefault–€rtcti,twl4030-rtcW regulator-vaux1ti,twl6030-vaux1ÊB@â-ÆÀregulator-vaux2ti,twl6030-vaux2ÊO€â*¹€regulator-vaux3ti,twl6030-vaux3ÊB@â-ÆÀregulator-vmmcti,twl6030-vmmcÊO€â-ÆÀ ‹‹regulator-vppti,twl6030-vppÊw@â&% regulator-vusimti,twl6030-vusimÊO€â,@ regulator-vdacti,twl6030-vdac ››regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioŽ ™™regulator-vusbti,twl6030-vusb regulator-v1v8ti,twl6030-v1v8Ž „„regulator-v2v1ti,twl6030-v2v1Ž ……regulator-clk32kgti,twl6030-clk32kgusb-comparatorti,twl6030-usbW ¢pwmti,twl6030-pwm­pwmledti,twl6030-pwmled­twl@4b ti,twl6040Kˆdefault–‚ Ww& ¸ƒÉ„Ô…à ¤¤i2c@48072000 ti,omap4-i2cH  W9bi2c2ˆdefault–†€€i2c@48060000 ti,omap4-i2cH W=bi2c3ˆdefault–‡€†  ªªeeprom@50 ti,eepromPi2c@48350000 ti,omap4-i2cH5 W>bi2c4ˆdefault–ˆ€€spi@48098000ti,omap4-mcspiH € WAbmcspi1ó@‰#‰$‰%‰&‰'‰(‰)‰* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH   WBbmcspi2ó ‰+‰,‰-‰.tx0rx0tx1rx1spi@480b8000ti,omap4-mcspiH € W[bmcspi3ó‰‰tx0rx0spi@480ba000ti,omap4-mcspiH   W0bmcspi4ó‰F‰Gtx0rx0mmc@4809c000ti,omap4-hsmmcH À WSbmmc1‰=‰>txrx4ŠA‹Mmmc@480b4000ti,omap4-hsmmcH @ WVbmmc2‰/‰0txrx Wdisabledmmc@480ad000ti,omap4-hsmmcH Ð W^bmmc3‰M‰Ntxrx Wdisabledmmc@480d1000ti,omap4-hsmmcH  W`bmmc4‰9‰:txrx Wdisabledmmc@480d5000ti,omap4-hsmmcH P W;bmmc5‰;‰<txrxˆdefault–ŒA^Mlmmu@4a066000ti,omap4-iommuJ` Wbmmu_dspmmu@55082000ti,omap4-iommuU  Wdbmmu_ipuwdt@4a314000ti,omap4-wdtti,omap3-wdtJ1@€ WP bwd_timer2mcpdm@40132000ti,omap4-mcpdm@ I •mpudma Wpbmcpdm‰A‰Bup_linkdn_linkWokayˆdefault–Ž ££dmic@4012e000ti,omap4-dmic@àIà•mpudma Wrbdmic‰Cup_link Wdisabledmcbsp@40122000ti,omap4-mcbsp@ ÿI ÿ•mpudma WŸcommon¯€bmcbsp1‰!‰"txrxWokayˆdefault–mcbsp@40124000ti,omap4-mcbsp@@ÿI@ÿ•mpudma WŸcommon¯€bmcbsp2‰‰txrx Wdisabledmcbsp@40126000ti,omap4-mcbsp@`ÿI`ÿ•mpudma WŸcommon¯€bmcbsp3‰‰txrx Wdisabledmcbsp@48096000ti,omap4-mcbspH `ÿ•mpu WŸcommon¯€bmcbsp4‰‰ txrx Wdisabledkeypad@4a31c000ti,omap4-keypadJ1À€ Wx•mpubkbddmm@4e000000 ti,omap4-dmmN Wqbdmmemif@4c000000 ti,emif-4dL Wnbemif1m¾ÇÞóemif@4d000000 ti,emif-4dM Wobemif2m¾ÇÞóocp2scp@4a0ad000ti,omap-ocp2scpJ Ðlbocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2J ЀX‘) ““timer@4a318000ti,omap3430-timerJ1€€ W%btimer14timer@48032000ti,omap3430-timerH € W&btimer2timer@48034000ti,omap4430-timerH@€ W'btimer3timer@48036000ti,omap4430-timerH`€ W(btimer4timer@40138000ti,omap4430-timer@€€I€€ W)btimer5Ctimer@4013a000ti,omap4430-timer@ €I € W*btimer6Ctimer@4013c000ti,omap4430-timer@À€IÀ€ W+btimer7Ctimer@4013e000ti,omap4430-timer@à€Ià€ W,btimer8PCtimer@4803e000ti,omap4430-timerHà€ W-btimer9Ptimer@48086000ti,omap3430-timerH`€ W.btimer10Ptimer@48088000ti,omap4430-timerH€€ W/btimer11Pusbhstll@4a062000 ti,usbhs-tllJ  WN busb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ busb_host_hsl ¤TUW3«refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 ]ehci-phyohci@4a064800ti,ohci-omap3JH& WLehci@4a064c00 ti,ehci-omapJL& WMh’control-phy@4a002300ti,control-phy-usb2J#•power ‘‘control-phy@4a00233cti,control-phy-otghsJ#<•otghs_control ””usb_otg_hs@4a0ab000ti,omap4-musbJ °ÿW\]Ÿmcdma busb_otg_hsm“h“ uusb2-phyŠ’ ”›cª2aes@4b501000 ti,omap4-aesbaesKP  WU‰o‰ntxrxdes@480a5000 ti,omap4-desbdesH P  WR‰u‰ttxrxregulator-abb-mpu ti,abb-v2»abb_mpu°€¤ É2ÚWokayJ0{ÐJ0`•base-addressint-addressxê£èO€èû1Èregulator-abb-iva ti,abb-v2»abb_iva°€¤ É2Ú WdisabledJ0{ØJ0`•base-addressint-addressdss@58000000 ti,omap4-dssX€Wok bdss_core¤•«fckldispc@58001000ti,omap4-dispcX W bdss_dispc¤•«fckencoder@58002000ti,omap4-rfbiX  Wdisabled bdss_rfbi¤•–«fckickencoder@58003000ti,omap4-vencX0 Wdisabled bdss_venc¤—«fckencoder@58004000 ti,omap4-dsiX@XB@XC •protophypll W5 Wdisabled bdss_dsi1¤•˜ «fcksys_clkencoder@58005000 ti,omap4-dsiXPXR@XS •protophypll WTWok bdss_dsi2¤•˜ «fcksys_clkö™encoder@58006000ti,omap4-hdmi X`XbXcXd•wppllphycore WeWok bdss_hdmi¤š˜ «fcksys_clk›portendpoint œ ¬¬portendpoint  ¨¨bandgapJ"`J#,ti,omap4430-bandgap( žžthermal-zonescpu_thermal>úTèbžtripscpu_alertr† ~Њpassive ŸŸcpu_critrèH~Ð Šcriticalcooling-mapsmap0‰Ÿ Ž ÿÿÿÿÿÿÿÿlpddr2#Elpida,ECB240ABACNjedec,lpddr2-s4¥ ®¼ÉÕåòÿ %4 lpddr2-timings@0jedec,lpddr2-timingsA˜–€JׄSRYFP^:˜b¤k'pLuLyL~:˜…|ÃP•_›~@¡B@©pµplpddr2-timings@1jedec,lpddr2-timingsA˜–€J ëÂSRYFP^:˜b¤k'p'uLyL~:˜…|ÃP•_›~@¡B@©pµpleds gpio-ledsˆdefault–¡heartbeatÈpandaboard::status1 ΢ ÔheartbeatmmcÈpandaboard::status2 ΢Ômmc0soundti,abe-twl6040 êPandaBoardóI𣠤¯Headset StereophoneHSOLHeadset StereophoneHSORExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inhsusb1_power_regregulator-fixed »hsusb1_vbusÊ2Z â2Z  Ä¢%pàŽ6 ¦¦hsusb1_phyusb-nop-xceiv H¥T¦¤u «main_clk€$ø ’’wl12xx_vmmcˆdefault–§regulator-fixed»vwl1271Êw@âw@ Ä¥ %pà encoder@0 ti,tfp410 _¢portsport@0endpoint@0 ¨ port@1endpoint@0 © ««connector@0dvi-connectorÈdviowªportendpoint « ©©encoder@1 ti,tpd12s015$Î¥¥ ¥portsport@0endpoint@0 ¬ œœport@1endpoint@0 ­ ®®connector@1hdmi-connectorÈhdmiŠaportendpoint ® ­­ #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0display1device_typeregnext-level-cacheclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodsranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoti,dividersti,clock-divti,clock-multti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cells#dma-channels#dma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinsti,no-idle-on-init#hwlock-cellsregulator-always-onusb-supply#pwm-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csdmasdma-namesti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthstatusnon-removablecap-power-off-cardti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handlectrl-module#phy-cellsti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdd-supplyvdda-supplyremote-endpointdata-lines#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedlabelgpioslinux,default-triggerti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingstartup-delay-usregulator-boot-onreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus