088(6compulab,omap5-sbc-t54compulab,omap5-cm-t54ti,omap5&7CompuLab CM-T54 on SB-T54chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@4807a000Q/ocp/i2c@4807c000V/ocp/serial@4806a000^/ocp/serial@4806c000f/ocp/serial@48020000n/ocp/serial@4806e000v/ocp/serial@48066000~/ocp/serial@48068000 /connector@0 /connector@1 /displaymemorymemorycpuscpu@0cpuarm,cortex-a15B@,`cpu"(cpu@1cpuarm,cortex-a15thermal-zonescpu_thermal0FTtripscpu_alertdppassive"(cpu_critdHp criticalcooling-mapsmap0{ gpu_thermal0FTtripsgpu_critdHp criticalcore_thermal0FTtripscore_critdHp criticaltimerarm,armv7-timer0   pmuarm,cortex-a15-pmuinterrupt-controller@48211000arm,cortex-a15-gic H!H! H!@ H!` "(socti,omap-inframpu ti,omap4-mpumpuocpti,omap4-l3-nocsimple-busl3_main_1l3_main_2l3_main_3D D0E@  prm@4ae06000 ti,omap5-prmJ`0  clockssys_clkin ti,mux-clock "(abe_dpll_bypass_clk_mux ti,mux-clock"(abe_dpll_clk_mux ti,mux-clock "(custefuse_sys_gfclk_divfixed-factor-clockdss_syc_gfclk_divfixed-factor-clock")()wkupaon_iclk_mux ti,mux-clock"(l3instr_ts_gclk_divfixed-factor-clockgpio1_dbclkti,gate-clock8timer1_gfclk_mux ti,mux-clock@clockdomainscm_core_aon@4a004000ti,omap5-cm-core-aonJ@ clockspad_clks_src_ck fixed-clock"(pad_clks_ckti,gate-clock",(,secure_32k_clk_src_ck fixed-clockslimbus_src_clk fixed-clock"(slimbus_clkti,gate-clock "&(&sys_32k_ck fixed-clock"(virt_12000000_ck fixed-clock"(virt_13000000_ck fixed-clock]@" ( virt_16800000_ck fixed-clockY" ( virt_19200000_ck fixed-clock$" ( virt_26000000_ck fixed-clock" ( virt_27000000_ck fixed-clock" ( virt_38400000_ck fixed-clockI"(xclk60mhsp1_ck fixed-clock"X(Xxclk60mhsp2_ck fixed-clock"Z(Zdpll_abe_ckti,omap4-dpll-m4xen-clock"(dpll_abe_x2_ckti,omap4-dpll-x2-clock"(dpll_abe_m2x2_ckti,divider-clock,"(abe_24m_fclkfixed-factor-clock"(((abe_clkti,divider-clock,7"'('abe_iclkti,divider-clock(Mabe_lp_clk_divfixed-factor-clock"(dpll_abe_m3x2_ckti,divider-clock,"(dpll_core_ckti,omap4-dpll-core-clock $,("(dpll_core_x2_ckti,omap4-dpll-x2-clock"(dpll_core_h21x2_ckti,divider-clock,?P"(c2c_fclkfixed-factor-clock"(c2c_iclkfixed-factor-clockdpll_core_h11x2_ckti,divider-clock,?8dpll_core_h12x2_ckti,divider-clock,?<" ( dpll_core_h13x2_ckti,divider-clock,?@dpll_core_h14x2_ckti,divider-clock,?D"](]dpll_core_h22x2_ckti,divider-clock,?Tdpll_core_h23x2_ckti,divider-clock,?Xdpll_core_h24x2_ckti,divider-clock,?\dpll_core_m2_ckti,divider-clock,0dpll_core_m3x2_ckti,divider-clock,4"1(1iva_dpll_hs_clk_divfixed-factor-clock "!(!dpll_iva_ckti,omap4-dpll-clock!""("dpll_iva_x2_ckti,omap4-dpll-x2-clock""#(#dpll_iva_h11x2_ckti,divider-clock#,?dpll_iva_h12x2_ckti,divider-clock#,?mpu_dpll_hs_clk_divfixed-factor-clock "$($dpll_mpu_ckti,omap5-mpu-dpll-clock$`dlh"(dpll_mpu_m2_ckti,divider-clock,pper_dpll_hs_clk_divfixed-factor-clock"G(Gusb_dpll_hs_clk_divfixed-factor-clock"L(Ll3_iclk_divti,divider-clock, 7"%(%gpu_l3_iclkfixed-factor-clock%l4_root_clk_divti,divider-clock,%7slimbus1_slimbus_clkti,gate-clock& `aess_fclkti,divider-clock',("(dmic_sync_mux_ck ti,mux-clock ()*8"+(+dmic_gfclk ti,mux-clock +,&8mcasp_sync_mux_ck ti,mux-clock ()*@"-(-mcasp_gfclk ti,mux-clock -,&@mcbsp1_sync_mux_ck ti,mux-clock ()*H".(.mcbsp1_gfclk ti,mux-clock .,&Hmcbsp2_sync_mux_ck ti,mux-clock ()*P"/(/mcbsp2_gfclk ti,mux-clock /,&Pmcbsp3_sync_mux_ck ti,mux-clock ()*X"0(0mcbsp3_gfclk ti,mux-clock 0,&Xtimer5_gfclk_mux ti,mux-clock)htimer6_gfclk_mux ti,mux-clock)ptimer7_gfclk_mux ti,mux-clock)xtimer8_gfclk_mux ti,mux-clock)dummy_ck fixed-clockclockdomainsscrm@4ae0a000ti,omap5-scrmJ clocksauxclk0_src_gate_ck ti,composite-no-wait-gate-clock1"3(3auxclk0_src_mux_ckti,composite-mux-clock 12"4(4auxclk0_src_ckti,composite-clock34"5(5auxclk0_ckti,divider-clock5,"B(Bauxclk1_src_gate_ck ti,composite-no-wait-gate-clock1"6(6auxclk1_src_mux_ckti,composite-mux-clock 12"7(7auxclk1_src_ckti,composite-clock67"8(8auxclk1_ckti,divider-clock8,"C(Cauxclk2_src_gate_ck ti,composite-no-wait-gate-clock1"9(9auxclk2_src_mux_ckti,composite-mux-clock 12":(:auxclk2_src_ckti,composite-clock9:";(;auxclk2_ckti,divider-clock;,"D(Dauxclk3_src_gate_ck ti,composite-no-wait-gate-clock1"<(<auxclk3_src_mux_ckti,composite-mux-clock 12"=(=auxclk3_src_ckti,composite-clock<=">(>auxclk3_ckti,divider-clock>,"E(Eauxclk4_src_gate_ck ti,composite-no-wait-gate-clock1 "?(?auxclk4_src_mux_ckti,composite-mux-clock 12 "@(@auxclk4_src_ckti,composite-clock?@"A(Aauxclk4_ckti,divider-clockA, "F(Fauxclkreq0_ck ti,mux-clockBCDEFauxclkreq1_ck ti,mux-clockBCDEFauxclkreq2_ck ti,mux-clockBCDEFauxclkreq3_ck ti,mux-clockBCDEFclockdomainscm_core@4a008000ti,omap5-cm-coreJ0clocksdpll_per_ckti,omap4-dpll-clockG@DLH"H(Hdpll_per_x2_ckti,omap4-dpll-x2-clockH"I(Idpll_per_h11x2_ckti,divider-clockI,?X"N(Ndpll_per_h12x2_ckti,divider-clockI,?\"S(Sdpll_per_h14x2_ckti,divider-clockI,?d"^(^dpll_per_m2_ckti,divider-clockH,P"P(Pdpll_per_m2x2_ckti,divider-clockI,P"O(Odpll_per_m3x2_ckti,divider-clockI,T"2(2dpll_unipro1_ckti,omap4-dpll-clock "J(Jdpll_unipro1_clkdcoldofixed-factor-clockJ"U(Udpll_unipro1_m2_ckti,divider-clockJ,"V(Vdpll_unipro2_ckti,omap4-dpll-clock"K(Kdpll_unipro2_clkdcoldofixed-factor-clockKdpll_unipro2_m2_ckti,divider-clockK,dpll_usb_ckti,omap4-dpll-j-type-clockL"M(Mdpll_usb_clkdcoldofixed-factor-clockM"\(\dpll_usb_m2_ckti,divider-clockM,"Q(Qfunc_128m_clkfixed-factor-clockN"_(_func_12m_fclkfixed-factor-clockOfunc_24m_clkfixed-factor-clockP"*(*func_48m_fclkfixed-factor-clockO"R(Rfunc_96m_fclkfixed-factor-clockO"T(Tl3init_60m_fclkti,divider-clockQM"W(Wdss_32khz_clkti,gate-clock  dss_48mhz_clkti,gate-clockR  "(dss_dss_clkti,gate-clockS Y"(dss_sys_clkti,gate-clock)  "(gpio2_dbclkti,gate-clock`gpio3_dbclkti,gate-clockhgpio4_dbclkti,gate-clockpgpio5_dbclkti,gate-clockxgpio6_dbclkti,gate-clockgpio7_dbclkti,gate-clockgpio8_dbclkti,gate-clockiss_ctrlclkti,gate-clockT lli_txphy_clkti,gate-clockU lli_txphy_ls_clkti,gate-clockV  mmc1_32khz_clkti,gate-clock(sata_ref_clkti,gate-clock"(usb_host_hs_hsic480m_p1_clkti,gate-clockQ Xusb_host_hs_hsic480m_p2_clkti,gate-clockQXusb_host_hs_hsic480m_p3_clkti,gate-clockQXusb_host_hs_hsic60m_p1_clkti,gate-clockW Xusb_host_hs_hsic60m_p2_clkti,gate-clockW Xusb_host_hs_hsic60m_p3_clkti,gate-clockWXutmi_p1_gfclk ti,mux-clockWXX"Y(Yusb_host_hs_utmi_p1_clkti,gate-clockYXutmi_p2_gfclk ti,mux-clockWZX"[([usb_host_hs_utmi_p2_clkti,gate-clock[ Xusb_host_hs_utmi_p3_clkti,gate-clockW Xusb_otg_ss_refclk960mti,gate-clock\"~(~usb_phy_cm_clk32kti,gate-clock@"}(}usb_tll_hs_usb_ch0_clkti,gate-clockWhusb_tll_hs_usb_ch1_clkti,gate-clockW husb_tll_hs_usb_ch2_clkti,gate-clockW hfdif_fclkti,divider-clockN,(gpu_core_gclk_mux ti,mux-clock]^ gpu_hyd_gclk_mux ti,mux-clock]^ hsi_fclkti,divider-clockO,8mmc1_fclk_mux ti,mux-clock_O("`(`mmc1_fclkti,divider-clock`,(mmc2_fclk_mux ti,mux-clock_O0"a(ammc2_fclkti,divider-clocka,0timer10_gfclk_mux ti,mux-clock(timer11_gfclk_mux ti,mux-clock0timer2_gfclk_mux ti,mux-clock8timer3_gfclk_mux ti,mux-clock@timer4_gfclk_mux ti,mux-clockHtimer9_gfclk_mux ti,mux-clockPclockdomainsl3init_clkdmti,clockdomainMcounter@4ae04000ti,omap-counter32kJ@@ counter_32kpinmux@4a002840 ti,omap5-padconfpinctrl-singleJ(@ldefaultbcpinmux_led_gpio_pinsp"b(bpinmux_i2c1_pins"e(epinmux_i2c2_pinsxz"g(gpinmux_mmc1_pins0"o(opinmux_mmc2_pinsP  "s(spinmux_mmc3_pins0dfhjln"u(upinmux_wlan_gpios_pins\^"v(vpinmux_usbhost_pins0hv"c(cpinmux_dss_hdmi_pins"(pinmux_lcd_pins2"(pinmux_hdmi_conn_pins"(pinmux_dss_dpi_pins"(pinmux_mcspi1_pins "j(jpinmux_i2c4_pins"h(hpinmux_mmc1_aux_pins46"p(ppinmux@4ae0c840 ti,omap5-padconfpinctrl-singleJ@8lpinmux_ads7846_pins"k(ktisyscon@4a002da0sysconJ-"d(dpbias_regulatorti,pbias-omap`dpbias_mmc_omap5pbias_mmc_omap5w@-"n(nocmcram@40300000 mmio-sram@0"(dma-controller@4a056000ti,omap4430-sdmaJ`0  $ 2"i(igpio@4ae10000ti,omap4-gpioJ gpio1@Rb"m(mgpio@48055000ti,omap4-gpioHP gpio2Rbgpio@48057000ti,omap4-gpioHp gpio3Rb"(gpio@48059000ti,omap4-gpioH  gpio4Rb"(gpio@4805b000ti,omap4-gpioH !gpio5Rbgpio@4805d000ti,omap4-gpioH "gpio6Rbgpio@48051000ti,omap4-gpioH #gpio7Rb"(gpio@48053000ti,omap4-gpioH0 ygpio8Rb"r(rgpmc@50000000ti,omap4430-gpmcP nzgpmc%fcki2c@48070000 ti,omap4-i2cH 8i2c1defaulteat24@50 at24,24c02Ppalmas@48 ti,palmas &H"f(fpalmas_usbti,palmas-usb-vid"x(xrtcti,palmas-rtc&fpalmas_pmicti,palmas-pmic&f short-irqregulatorssmps123smps123 '` "(smps45smps45 '0 smps6smps6`` smps7smps7w@w@ smps8smps8 '0 smps9smps92Z2Z0 smps10_out2 smps10_out2LK@LK@ smps10_out1 smps10_out1LK@LK@"y(yldo1ldo1`w@ldo2ldo22Z2Z>"(ldo3ldo3`` ldo4ldo4`w@"(ldo5ldo5w@w@ ldo6ldo6OO ldo7ldo7 Odisabledldo8ldo8-- ldo9ldo9w@-"q(qldolnldolnw@w@ ldousbldousb1P1P regen3regen3 i2c@48072000 ti,omap4-i2cH  9i2c2defaultg"(i2c@48060000 ti,omap4-i2cH =i2c3i2c@4807a000 ti,omap4-i2cH >i2c4defaulthat24@50 at24,24c02Pi2c@4807c000 ti,omap4-i2cH <i2c5spinlock@4a0f6000ti,omap4-hwspinlockJ` spinlockVspi@48098000ti,omap4-mcspiH  Amcspi1d@ri#i$i%i&i'i(i)i* wtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  Bmcspi2d ri+i,i-i.wtx0rx0tx1rx1defaultjads7846@0defaultk ti,ads7846l`&m m spi@480b8000ti,omap4-mcspiH  [mcspi3driiwtx0rx0spi@480ba000ti,omap4-mcspiH  0mcspi4driFiGwtx0rx0serial@4806a000ti,omap4-uartH,Huart1lserial@4806c000ti,omap4-uartH,Iuart2lserial@48020000ti,omap4-uartH,Juart3lserial@4806e000ti,omap4-uartH,Fuart4lserial@48066000ti,omap4-uartH`,iuart5lserial@48068000ti,omap4-uartH,juart6lmmc@4809c000ti,omap4-hsmmcH  Smmc1@Mri=i>wtxrxdndefaultopqq} r rmmc@480b4000ti,omap4-hsmmcH @ Vmmc2Mri/i0wtxrxdefaultsqt}mmc@480ad000ti,omap4-hsmmcH  ^mmc3MriMiNwtxrxdefaultuvqw}mmc@480d1000ti,omap4-hsmmcH  `mmc4Mri9i:wtxrx Odisabledmmc@480d5000ti,omap4-hsmmcH P ;mmc5Mri;i<wtxrx Odisabledmmu@4a066000ti,omap4-iommuJ` mmu_dspmmu@55082000ti,omap4-iommuU  dmmu_ipukeypad@4ae1c000ti,omap4-keypadJkbdmcpdm@40132000ti,omap4-mcpdm@ I mpudma pmcpdmriAiBwup_linkdn_link Odisableddmic@4012e000ti,omap4-dmic@Impudma rdmicriCwup_link Odisabledmcbsp@40122000ti,omap4-mcbsp@ I mpudma commonmcbsp1ri!i"wtxrx Odisabledmcbsp@40124000ti,omap4-mcbsp@@I@mpudma commonmcbsp2riiwtxrx Odisabledmcbsp@40126000ti,omap4-mcbsp@`I`mpudma commonmcbsp3riiwtxrx Odisabledmailbox@4a0f4000ti,omap4-mailboxJ@ mailboxmbox_ipu % 0mbox_dsp % 0timer@4ae18000ti,omap5430-timerJ %timer1;timer@48032000ti,omap5430-timerH  &timer2timer@48034000ti,omap5430-timerH@ 'timer3timer@48036000ti,omap5430-timerH` (timer4timer@40138000ti,omap5430-timer@I )timer5JWtimer@4013a000ti,omap5430-timer@I *timer6JWtimer@4013c000ti,omap5430-timer@I +timer7Jtimer@4013e000ti,omap5430-timer@I ,timer8JWtimer@4803e000ti,omap5430-timerH -timer9Wtimer@48086000ti,omap5430-timerH` .timer10Wtimer@48088000ti,omap5430-timerH /timer11Wwdt@4ae14000ti,omap5-wdtti,omap3-wdtJ@ P wd_timer2dmm@4e000000 ti,omap5-dmmN qdmmemif@4c000000 ti,emif-4d5emif1dwL nemif@4d000000 ti,emif-4d5emif2dwM ocontrol-phy@4a002300ti,control-phy-usb2J#power"|(|control-phy@4a002370ti,control-phy-pipe3J#ppower"(omap_dwc3@4a020000ti,dwc3 usb_otg_ssJ ]xydwc3@4a030000 snps,dwc3J \z{usb2-phyusb3-phy peripheralocp2scp@4a080000ti,omap-ocp2scpJ  ocp2scp1usb2phy@4a084000 ti,omap-usb2J@||}~wkupclkrefclk"z(zusb3phy@4a084400 ti,omap-usb3JDJHdJL@phy_rxphy_txpll_ctrl }~wkupclksysclkrefclk"{({usbhstll@4a062000 ti,usbhs-tllJ  N usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ usb_host_hs WXZ3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 ehci-hsic $ehci-hsicohci@4a064800ti,ohci-omap3JH& Lehci@4a064c00 ti,ehci-omapJL& M bandgap@4a0021e0 J! J#, J#,J#< ~ti,omap5430-bandgap/"(control-phy@4a002374ti,control-phy-pipe3J#tpowersysclk"(ocp2scp@4a090000ti,omap-ocp2scpJ  ocp2scp3phy@4a096000ti,phy-pipe3-sataJ `J ddJ h@phy_rxphy_txpll_ctrlsysclk"(sata@4a141100snps,dwc-ahciJJ 6 sata-physatadss@58000000 ti,omap5-dssXOok dss_corefckdefaultdispc@58001000ti,omap5-dispcX  dss_dispcfckencoder@58002000ti,omap5-rfbiX  Odisabled dss_rfbi%fckickencoder@58004000 ti,omap5-dsiX@XB@XC@protophypll 5 Odisabled dss_dsi1 fcksys_clkencoder@58005000 ti,omap5-dsiXX@X@protophypll 7Ook dss_dsi2 fcksys_clkEencoder@58060000ti,omap5-hdmi XXXXwppllphycore eOok dss_hdmi fcksys_clkriL waudio_txPdefaultportendpoint\ l"(portendpoint@0\r"(endpoint@1\r"(regulator-abb-mpu ti,abb-v2abb_mpu}2 J|J`J!J3base-addressint-addressefuse-addressldo-address0,regulator-abb-mm ti,abb-v2abb_mm}2 J|J`J!J3base-addressint-addressefuse-addressldo-address0fixed-regulator-mmcsdregulator-fixed vmmcsd_fixed2Z2Z"t(tfixed-regulator-vwlan-pdnregulator-fixedvwlan_pdn_fixed2Z2Z  >"(fixed-regulator-vwlanregulator-fixed vwlan_fixed2Z2Z >"w(wads7846-regregulator-fixed ads7846-reg2Z2Z"l(lhsusb2_phyusb-nop-xceiv  "(hsusb3_phyusb-nop-xceiv  "(leds gpio-ledsled@1 Heartbeat  heartbeat5offdisplay!startek,startek-kd050cpanel-dpilcddefault Crpanel-timing@P X`(m(y+ portendpoint\"(connector@0hdmi-connectorhdmiadefault portendpoint\"(encoder@0 ti,tfp410portsport@0endpoint@0\"(port@1endpoint@0\"(connector@1dvi-connectordviportendpoint\"( #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5display0display1display2device_typeregoperating-pointsclocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellscpu0-supplylinux,phandlepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellsti,hwmodssramranges#clock-cellsti,index-starts-at-oneclock-multclock-divti,bit-shiftclock-frequencyti,max-divti,index-power-of-twoti,dividersti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cells#dma-channels#dma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinspagesizeti,system-power-controllerti,enable-vbus-detectionti,enable-id-detectionti,wakeupinterrupt-nameti,ldo6-vibratorregulator-always-onregulator-boot-onti,smps-rangestartup-delay-usstatus#hwlock-cellsti,spi-num-csdmasdma-namesvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-replinux,wakeupinterrupts-extendedti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthcd-invertedwp-invertedcd-gpioswp-gpiosti,non-removableti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizeti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmti,no-idle-on-initphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertutmi-modeextconvbus-supplyphysphy-namesdr_modetx-fifo-resizectrl-module#phy-cellsport2-modeport3-mode#thermal-sensor-cellsvdd-supplyvdda-supplyremote-endpointlanesdata-linesti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infovin-supplyenable-active-highreset-gpioslabellinux,default-triggerdefault-stateenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activehpd-gpiosdigitalddc-i2c-bus