z8(ti,omap5-uevmti,omap5&7TI OMAP5 uEVM boardchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@4807a000Q/ocp/i2c@4807c000V/ocp/serial@4806a000^/ocp/serial@4806c000f/ocp/serial@48020000n/ocp/serial@4806e000v/ocp/serial@48066000~/ocp/serial@48068000 /connector@0memorymemorycpuscpu@0cpuarm,cortex-a15B@,`cpucpu@1cpuarm,cortex-a15thermal-zonescpu_thermal4Btripscpu_alertR^passivecpu_critRH^ criticalcooling-mapsmap0i ngpu_thermal4Btripsgpu_critRH^ criticalcore_thermal4Btripscore_critRH^ criticaltimerarm,armv7-timer0}   pmuarm,cortex-a15-pmu}interrupt-controller@48211000arm,cortex-a15-gic H!H! H!@ H!` socti,omap-inframpu ti,omap4-mpumpuocpti,omap4-l3-nocsimple-busl3_main_1l3_main_2l3_main_3D D0E@}  prm@4ae06000 ti,omap5-prmJ`0 } clockssys_clkin ti,mux-clock abe_dpll_bypass_clk_mux ti,mux-clockabe_dpll_clk_mux ti,mux-clock custefuse_sys_gfclk_divfixed-factor-clockdss_syc_gfclk_divfixed-factor-clock))wkupaon_iclk_mux ti,mux-clockl3instr_ts_gclk_divfixed-factor-clockgpio1_dbclkti,gate-clock8timer1_gfclk_mux ti,mux-clock@clockdomainscm_core_aon@4a004000ti,omap5-cm-core-aonJ@ clockspad_clks_src_ck fixed-clock pad_clks_ckti,gate-clock,,secure_32k_clk_src_ck fixed-clock slimbus_src_clk fixed-clock slimbus_clkti,gate-clock &&sys_32k_ck fixed-clock virt_12000000_ck fixed-clock virt_13000000_ck fixed-clock ]@  virt_16800000_ck fixed-clock Y  virt_19200000_ck fixed-clock $  virt_26000000_ck fixed-clock   virt_27000000_ck fixed-clock   virt_38400000_ck fixed-clock Ixclk60mhsp1_ck fixed-clock XXxclk60mhsp2_ck fixed-clock ZZdpll_abe_ckti,omap4-dpll-m4xen-clockdpll_abe_x2_ckti,omap4-dpll-x2-clockdpll_abe_m2x2_ckti,divider-clockabe_24m_fclkfixed-factor-clock((abe_clkti,divider-clock%''abe_iclkti,divider-clock(;abe_lp_clk_divfixed-factor-clockdpll_abe_m3x2_ckti,divider-clockdpll_core_ckti,omap4-dpll-core-clock $,(dpll_core_x2_ckti,omap4-dpll-x2-clockdpll_core_h21x2_ckti,divider-clock?Pc2c_fclkfixed-factor-clockc2c_iclkfixed-factor-clockdpll_core_h11x2_ckti,divider-clock?8dpll_core_h12x2_ckti,divider-clock?<  dpll_core_h13x2_ckti,divider-clock?@dpll_core_h14x2_ckti,divider-clock?D]]dpll_core_h22x2_ckti,divider-clock?Tdpll_core_h23x2_ckti,divider-clock?Xdpll_core_h24x2_ckti,divider-clock?\dpll_core_m2_ckti,divider-clock0dpll_core_m3x2_ckti,divider-clock411iva_dpll_hs_clk_divfixed-factor-clock !!dpll_iva_ckti,omap4-dpll-clock!""dpll_iva_x2_ckti,omap4-dpll-x2-clock"##dpll_iva_h11x2_ckti,divider-clock#?dpll_iva_h12x2_ckti,divider-clock#?mpu_dpll_hs_clk_divfixed-factor-clock $$dpll_mpu_ckti,omap5-mpu-dpll-clock$`dlhdpll_mpu_m2_ckti,divider-clockpper_dpll_hs_clk_divfixed-factor-clockGGusb_dpll_hs_clk_divfixed-factor-clockLLl3_iclk_divti,divider-clock %%%gpu_l3_iclkfixed-factor-clock%l4_root_clk_divti,divider-clock%%slimbus1_slimbus_clkti,gate-clock& `aess_fclkti,divider-clock'(dmic_sync_mux_ck ti,mux-clock ()*8++dmic_gfclk ti,mux-clock +,&8mcasp_sync_mux_ck ti,mux-clock ()*@--mcasp_gfclk ti,mux-clock -,&@mcbsp1_sync_mux_ck ti,mux-clock ()*H..mcbsp1_gfclk ti,mux-clock .,&Hmcbsp2_sync_mux_ck ti,mux-clock ()*P//mcbsp2_gfclk ti,mux-clock /,&Pmcbsp3_sync_mux_ck ti,mux-clock ()*X00mcbsp3_gfclk ti,mux-clock 0,&Xtimer5_gfclk_mux ti,mux-clock)htimer6_gfclk_mux ti,mux-clock)ptimer7_gfclk_mux ti,mux-clock)xtimer8_gfclk_mux ti,mux-clock)dummy_ck fixed-clock clockdomainsscrm@4ae0a000ti,omap5-scrmJ clocksauxclk0_src_gate_ck ti,composite-no-wait-gate-clock133auxclk0_src_mux_ckti,composite-mux-clock 1244auxclk0_src_ckti,composite-clock3455auxclk0_ckti,divider-clock5BBauxclk1_src_gate_ck ti,composite-no-wait-gate-clock166auxclk1_src_mux_ckti,composite-mux-clock 1277auxclk1_src_ckti,composite-clock6788auxclk1_ckti,divider-clock8CCauxclk2_src_gate_ck ti,composite-no-wait-gate-clock199auxclk2_src_mux_ckti,composite-mux-clock 12::auxclk2_src_ckti,composite-clock9:;;auxclk2_ckti,divider-clock;DDauxclk3_src_gate_ck ti,composite-no-wait-gate-clock1<<auxclk3_src_mux_ckti,composite-mux-clock 12==auxclk3_src_ckti,composite-clock<=>>auxclk3_ckti,divider-clock>EEauxclk4_src_gate_ck ti,composite-no-wait-gate-clock1 ??auxclk4_src_mux_ckti,composite-mux-clock 12 @@auxclk4_src_ckti,composite-clock?@AAauxclk4_ckti,divider-clockA FFauxclkreq0_ck ti,mux-clockBCDEFauxclkreq1_ck ti,mux-clockBCDEFauxclkreq2_ck ti,mux-clockBCDEFauxclkreq3_ck ti,mux-clockBCDEFclockdomainscm_core@4a008000ti,omap5-cm-coreJ0clocksdpll_per_ckti,omap4-dpll-clockG@DLHHHdpll_per_x2_ckti,omap4-dpll-x2-clockHIIdpll_per_h11x2_ckti,divider-clockI?XNNdpll_per_h12x2_ckti,divider-clockI?\SSdpll_per_h14x2_ckti,divider-clockI?d^^dpll_per_m2_ckti,divider-clockHPPPdpll_per_m2x2_ckti,divider-clockIPOOdpll_per_m3x2_ckti,divider-clockIT22dpll_unipro1_ckti,omap4-dpll-clock JJdpll_unipro1_clkdcoldofixed-factor-clockJUUdpll_unipro1_m2_ckti,divider-clockJVVdpll_unipro2_ckti,omap4-dpll-clockKKdpll_unipro2_clkdcoldofixed-factor-clockKdpll_unipro2_m2_ckti,divider-clockKdpll_usb_ckti,omap4-dpll-j-type-clockLMMdpll_usb_clkdcoldofixed-factor-clockM\\dpll_usb_m2_ckti,divider-clockMQQfunc_128m_clkfixed-factor-clockN__func_12m_fclkfixed-factor-clockOfunc_24m_clkfixed-factor-clockP**func_48m_fclkfixed-factor-clockORRfunc_96m_fclkfixed-factor-clockOTTl3init_60m_fclkti,divider-clockQ;WWdss_32khz_clkti,gate-clock  dss_48mhz_clkti,gate-clockR  dss_dss_clkti,gate-clockS Gdss_sys_clkti,gate-clock)  gpio2_dbclkti,gate-clock`gpio3_dbclkti,gate-clockhgpio4_dbclkti,gate-clockpgpio5_dbclkti,gate-clockxgpio6_dbclkti,gate-clockgpio7_dbclkti,gate-clockgpio8_dbclkti,gate-clockiss_ctrlclkti,gate-clockT lli_txphy_clkti,gate-clockU lli_txphy_ls_clkti,gate-clockV  mmc1_32khz_clkti,gate-clock(sata_ref_clkti,gate-clockusb_host_hs_hsic480m_p1_clkti,gate-clockQ Xusb_host_hs_hsic480m_p2_clkti,gate-clockQXusb_host_hs_hsic480m_p3_clkti,gate-clockQXusb_host_hs_hsic60m_p1_clkti,gate-clockW Xusb_host_hs_hsic60m_p2_clkti,gate-clockW Xusb_host_hs_hsic60m_p3_clkti,gate-clockWXutmi_p1_gfclk ti,mux-clockWXXYYusb_host_hs_utmi_p1_clkti,gate-clockYXutmi_p2_gfclk ti,mux-clockWZX[[usb_host_hs_utmi_p2_clkti,gate-clock[ Xusb_host_hs_utmi_p3_clkti,gate-clockW Xusb_otg_ss_refclk960mti,gate-clock\usb_phy_cm_clk32kti,gate-clock@usb_tll_hs_usb_ch0_clkti,gate-clockWhusb_tll_hs_usb_ch1_clkti,gate-clockW husb_tll_hs_usb_ch2_clkti,gate-clockW hfdif_fclkti,divider-clockN(gpu_core_gclk_mux ti,mux-clock]^ gpu_hyd_gclk_mux ti,mux-clock]^ hsi_fclkti,divider-clockO8mmc1_fclk_mux ti,mux-clock_O(``mmc1_fclkti,divider-clock`(mmc2_fclk_mux ti,mux-clock_O0aammc2_fclkti,divider-clocka0timer10_gfclk_mux ti,mux-clock(timer11_gfclk_mux ti,mux-clock0timer2_gfclk_mux ti,mux-clock8timer3_gfclk_mux ti,mux-clock@timer4_gfclk_mux ti,mux-clockHtimer9_gfclk_mux ti,mux-clockPclockdomainsl3init_clkdmti,clockdomainMcounter@4ae04000ti,omap-counter32kJ@@ counter_32kpinmux@4a002840 ti,omap5-padconfpinctrl-singleJ(@Zxdefaultbcpinmux_twl6040_pins~hhpinmux_mcpdm_pins(B\^`bxxpinmux_mcbsp1_pins LN PR yypinmux_mcbsp2_pins TVXZzzpinmux_i2c1_pinsffpinmux_i2c5_pinsmmpinmux_mcspi2_pins oopinmux_mcspi3_pins xz|~pppinmux_mcspi4_pins dhjlqqpinmux_usbhost_pins0pnbbpinmux_led_gpio_pinsccpinmux_uart1_pins `bdfrrpinmux_uart3_pinssspinmux_uart5_pins prtvttpinmux_dss_hdmi_pinspinmux_tpd12s015_pinspinmux@4ae0c840 ti,omap5-padconfpinctrl-singleJ@8Zxdefaultdpinmux_usbhost_wkup_pinsddtisyscon@4a002da0sysconJ-eepbias_regulatorti,pbias-omap`epbias_mmc_omap5pbias_mmc_omap5w@-uuocmcram@40300000 mmio-sram@0dma-controller@4a056000ti,omap4430-sdmaJ`0}    nngpio@4ae10000ti,omap4-gpioJ }gpio1.@Pgpio@48055000ti,omap4-gpioHP }gpio2@Pgpio@48057000ti,omap4-gpioHp }gpio3@Pgpio@48059000ti,omap4-gpioH } gpio4@Pgpio@4805b000ti,omap4-gpioH }!gpio5@Piigpio@4805d000ti,omap4-gpioH }"gpio6@Pgpio@48051000ti,omap4-gpioH }#gpio7@Pgpio@48053000ti,omap4-gpioH0 }ygpio8@Pgpmc@50000000ti,omap4430-gpmcP }\hgpmc%fcki2c@48070000 ti,omap4-i2cH }8i2c1defaultf palmas@48 ti,palmas }&Hzggpalmas_usbti,palmas-usb-vid{{palmas_clk32k@1ti,palmas-clk32kgaudiollpalmas_pmicti,palmas-pmic&g} short-irqregulatorssmps123smps123 '`smps45smps45 '0smps6smps6OOsmps7smps7w@w@jjsmps8smps8 '0smps9smps9  kksmps10_out2 smps10_out2LK@LK@smps10_out1 smps10_out1LK@LK@||ldo1ldo1`w@ldo2ldo2** #disabledldo3ldo3`` #disabledldo4ldo4`w@ldo5ldo5w@w@ldo6ldo6OOldo7ldo7 #disabledldo8ldo8-- #disabledldo9ldo9w@-vvldolnldolnw@w@ldousbldousb1P1Pregen3regen3twl@4b ti,twl6040Kdefaulth }w& *i ;jFkRlclk32ki2c@48072000 ti,omap4-i2cH  }9i2c2i2c@48060000 ti,omap4-i2cH }=i2c3i2c@4807a000 ti,omap4-i2cH }>i2c4i2c@4807c000 ti,omap4-i2cH }<i2c5defaultm gpio@22 ti,tca6424"@Pspinlock@4a0f6000ti,omap4-hwspinlockJ` spinlockespi@48098000ti,omap4-mcspiH  }Amcspi1s@n#n$n%n&n'n(n)n* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  }Bmcspi2s n+n,n-n.tx0rx0tx1rx1defaultospi@480b8000ti,omap4-mcspiH  }[mcspi3snntx0rx0defaultpspi@480ba000ti,omap4-mcspiH  }0mcspi4snFnGtx0rx0defaultqserial@4806a000ti,omap4-uartHHuart1 ldefaultrserial@4806c000ti,omap4-uartHIuart2 lserial@48020000ti,omap4-uartHJuart3 ldefaultsserial@4806e000ti,omap4-uartHFuart4 lserial@48066000ti,omap4-uartH`iuart5 ldefaulttserial@48068000ti,omap4-uartHjuart6 lmmc@4809c000ti,omap4-hsmmcH  }Smmc1n=n>txrxuvmmc@480b4000ti,omap4-hsmmcH @ }Vmmc2n/n0txrxwmmc@480ad000ti,omap4-hsmmcH  }^mmc3nMnNtxrxmmc@480d1000ti,omap4-hsmmcH  }`mmc4n9n:txrx #disabledmmc@480d5000ti,omap4-hsmmcH P };mmc5n;n<txrx #disabledmmu@4a066000ti,omap4-iommuJ` }mmu_dspmmu@55082000ti,omap4-iommuU  }dmmu_ipukeypad@4ae1c000ti,omap4-keypadJkbdmcpdm@40132000ti,omap4-mcpdm@ I mpudma }pmcpdmnAnBup_linkdn_link#okaydefaultxdmic@4012e000ti,omap4-dmic@Impudma }rdmicnCup_link #disabledmcbsp@40122000ti,omap4-mcbsp@ I mpudma }common,mcbsp1n!n"txrx#okaydefaultymcbsp@40124000ti,omap4-mcbsp@@I@mpudma }common,mcbsp2nntxrx#okaydefaultzmcbsp@40126000ti,omap4-mcbsp@`I`mpudma }common,mcbsp3nntxrx #disabledmailbox@4a0f4000ti,omap4-mailboxJ@ }mailbox;GYmbox_ipu k vmbox_dsp k vtimer@4ae18000ti,omap5430-timerJ }%timer1timer@48032000ti,omap5430-timerH  }&timer2timer@48034000ti,omap5430-timerH@ }'timer3timer@48036000ti,omap5430-timerH` }(timer4timer@40138000ti,omap5430-timer@I })timer5timer@4013a000ti,omap5430-timer@I }*timer6timer@4013c000ti,omap5430-timer@I }+timer7timer@4013e000ti,omap5430-timer@I },timer8timer@4803e000ti,omap5430-timerH }-timer9timer@48086000ti,omap5430-timerH` }.timer10timer@48088000ti,omap5430-timerH }/timer11wdt@4ae14000ti,omap5-wdtti,omap3-wdtJ@ }P wd_timer2dmm@4e000000 ti,omap5-dmmN }qdmmemif@4c000000 ti,emif-4d5emif1L }nemif@4d000000 ti,emif-4d5emif2M }ocontrol-phy@4a002300ti,control-phy-usb2J#powercontrol-phy@4a002370ti,control-phy-pipe3J#ppoweromap_dwc3@4a020000ti,dwc3 usb_otg_ssJ }]{|dwc3@4a030000 snps,dwc3J }\"}~'usb2-phyusb3-phy 1peripheral9ocp2scp@4a080000ti,omap-ocp2scpJ  ocp2scp1usb2phy@4a084000 ti,omap-usb2J@|HwkupclkrefclkT}}usb3phy@4a084400 ti,omap-usb3JDJHdJL@phy_rxphy_txpll_ctrlH wkupclksysclkrefclkT~~usbhstll@4a062000 ti,usbhs-tllJ  }N usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ usb_host_hs WXZ3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 _ehci-hsic jehci-hsicohci@4a064800ti,ohci-omap3JH& }Lehci@4a064c00 ti,ehci-omapJL& }M "bandgap@4a0021e0 J! J#, J#,J#< }~ti,omap5430-bandgapucontrol-phy@4a002374ti,control-phy-pipe3J#tpowersysclkocp2scp@4a090000ti,omap-ocp2scpJ  ocp2scp3phy@4a096000ti,phy-pipe3-sataJ `J ddJ h@phy_rxphy_txpll_ctrlHsysclkTsata@4a141100snps,dwc-ahciJJ }6" 'sata-physatadss@58000000 ti,omap5-dssX#ok dss_corefckdispc@58001000ti,omap5-dispcX } dss_dispcfckencoder@58002000ti,omap5-rfbiX  #disabled dss_rfbi%fckickencoder@58004000 ti,omap5-dsiX@XB@XC@protophypll }5 #disabled dss_dsi1 fcksys_clkencoder@58005000 ti,omap5-dsiXX@X@protophypll }7 #disabled dss_dsi2 fcksys_clkencoder@58060000ti,omap5-hdmi XXXXwppllphycore }e#ok dss_hdmi fcksys_clknL audio_txdefaultportendpointregulator-abb-mpu ti,abb-v2abb_mpu2 J|J`J!J3base-addressint-addressefuse-addressldo-address0 ,regulator-abb-mm ti,abb-v2abb_mm2 J|J`J!J3base-addressint-addressefuse-addressldo-addressȀ0 fixedregulator-mmcsdregulator-fixed vmmcsd_fixed--wwhsusb2_phyusb-nop-xceiv C main_clk $hsusb3_phyusb-nop-xceiv leds gpio-ledsled@1%omap5:blue:usr1 i +heartbeatAoffencoder@0 ti,tpd12s015default$portsport@0endpoint@0port@1endpoint@0connector@0hdmi-connector%hdmibportendpointsoundti,abe-twl6040 Oomap5-uevmX$enyHeadset StereophoneHSOLHeadset StereophoneHSORLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine In #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5display0device_typeregoperating-pointsclocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellscpu0-supplylinux,phandlepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellsti,hwmodssramranges#clock-cellsti,index-starts-at-oneclock-multclock-divti,bit-shiftclock-frequencyti,max-divti,index-power-of-twoti,dividersti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cells#dma-channels#dma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinsti,system-power-controllerti,enable-vbus-detectionti,enable-id-detectionti,wakeupinterrupt-nameti,ldo6-vibratorregulator-always-onregulator-boot-onti,smps-rangestatusti,audpwron-gpiovio-supplyv2v1-supplyenable-active-high#hwlock-cellsti,spi-num-csdmasdma-namesinterrupts-extendedti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthti,non-removableti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-size#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmti,no-idle-on-initphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertutmi-modeextconvbus-supplyphysphy-namesdr_modetx-fifo-resizectrl-module#phy-cellsport2-modeport3-mode#thermal-sensor-cellsvdda-supplyremote-endpointti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_inforeset-gpioslabellinux,default-triggerdefault-stateti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routing