8( Č6compulab,omap5-sbc-t54compulab,omap5-cm-t54ti,omap5&7CompuLab CM-T54 on SB-T54chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@4807a000Q/ocp/i2c@4807c000V/ocp/serial@4806a000^/ocp/serial@4806c000f/ocp/serial@48020000n/ocp/serial@4806e000v/ocp/serial@48066000~/ocp/serial@48068000 /connector@0 /connector@1 /displaymemorymemorycpuscpu@0cpuarm,cortex-a15B@,`cpu"(cpu@1cpuarm,cortex-a15thermal-zonescpu_thermal0FTtripscpu_alertdppassive"(cpu_critdHp criticalcooling-mapsmap0{ gpu_thermal0FTtripsgpu_critdHp criticalcore_thermal0FTtripscore_critdHp criticaltimerarm,armv7-timer0   pmuarm,cortex-a15-pmuinterrupt-controller@48211000arm,cortex-a15-gic H!H! H!@ H!` "(socti,omap-inframpu ti,omap4-mpumpuocpti,omap4-l3-nocsimple-busl3_main_1l3_main_2l3_main_3D D0E@  prm@4ae06000 ti,omap5-prmJ`0  clockssys_clkin ti,mux-clock "(abe_dpll_bypass_clk_mux ti,mux-clock"(abe_dpll_clk_mux ti,mux-clock "(custefuse_sys_gfclk_divfixed-factor-clockdss_syc_gfclk_divfixed-factor-clock"+(+wkupaon_iclk_mux ti,mux-clock"(l3instr_ts_gclk_divfixed-factor-clockgpio1_dbclkti,gate-clock8timer1_gfclk_mux ti,mux-clock@clockdomainscm_core_aon@4a004000ti,omap5-cm-core-aonJ@ clockspad_clks_src_ck fixed-clock"(pad_clks_ckti,gate-clock".(.secure_32k_clk_src_ck fixed-clockslimbus_src_clk fixed-clock"(slimbus_clkti,gate-clock "(((sys_32k_ck fixed-clock"(virt_12000000_ck fixed-clock"(virt_13000000_ck fixed-clock]@" ( virt_16800000_ck fixed-clockY" ( virt_19200000_ck fixed-clock$" ( virt_26000000_ck fixed-clock" ( virt_27000000_ck fixed-clock" ( virt_38400000_ck fixed-clockI"(xclk60mhsp1_ck fixed-clock"\(\xclk60mhsp2_ck fixed-clock"^(^dpll_abe_ckti,omap4-dpll-m4xen-clock"(dpll_abe_x2_ckti,omap4-dpll-x2-clock"(dpll_abe_m2x2_ckti,divider-clock,"(abe_24m_fclkfixed-factor-clock"*(*abe_clkti,divider-clock,7")()abe_iclkti,divider-clock(Mabe_lp_clk_divfixed-factor-clock"(dpll_abe_m3x2_ckti,divider-clock,"(dpll_core_byp_mux ti,mux-clock,"(dpll_core_ckti,omap4-dpll-core-clock $,("(dpll_core_x2_ckti,omap4-dpll-x2-clock"(dpll_core_h21x2_ckti,divider-clock,?P"(c2c_fclkfixed-factor-clock" ( c2c_iclkfixed-factor-clock dpll_core_h11x2_ckti,divider-clock,?8dpll_core_h12x2_ckti,divider-clock,?<"!(!dpll_core_h13x2_ckti,divider-clock,?@dpll_core_h14x2_ckti,divider-clock,?D"a(adpll_core_h22x2_ckti,divider-clock,?Tdpll_core_h23x2_ckti,divider-clock,?Xdpll_core_h24x2_ckti,divider-clock,?\dpll_core_m2_ckti,divider-clock,0dpll_core_m3x2_ckti,divider-clock,4"3(3iva_dpll_hs_clk_divfixed-factor-clock!""("dpll_iva_byp_mux ti,mux-clock""#(#dpll_iva_ckti,omap4-dpll-clock#"$($dpll_iva_x2_ckti,omap4-dpll-x2-clock$"%(%dpll_iva_h11x2_ckti,divider-clock%,?dpll_iva_h12x2_ckti,divider-clock%,?mpu_dpll_hs_clk_divfixed-factor-clock!"&(&dpll_mpu_ckti,omap5-mpu-dpll-clock&`dlh"(dpll_mpu_m2_ckti,divider-clock,pper_dpll_hs_clk_divfixed-factor-clock"I(Iusb_dpll_hs_clk_divfixed-factor-clock"O(Ol3_iclk_divti,divider-clock,!7"'('gpu_l3_iclkfixed-factor-clock'l4_root_clk_divti,divider-clock,'7slimbus1_slimbus_clkti,gate-clock( `aess_fclkti,divider-clock),("(dmic_sync_mux_ck ti,mux-clock *+,8"-(-dmic_gfclk ti,mux-clock -.(8mcasp_sync_mux_ck ti,mux-clock *+,@"/(/mcasp_gfclk ti,mux-clock /.(@mcbsp1_sync_mux_ck ti,mux-clock *+,H"0(0mcbsp1_gfclk ti,mux-clock 0.(Hmcbsp2_sync_mux_ck ti,mux-clock *+,P"1(1mcbsp2_gfclk ti,mux-clock 1.(Pmcbsp3_sync_mux_ck ti,mux-clock *+,X"2(2mcbsp3_gfclk ti,mux-clock 2.(Xtimer5_gfclk_mux ti,mux-clock+htimer6_gfclk_mux ti,mux-clock+ptimer7_gfclk_mux ti,mux-clock+xtimer8_gfclk_mux ti,mux-clock+dummy_ck fixed-clockclockdomainsscrm@4ae0a000ti,omap5-scrmJ clocksauxclk0_src_gate_ck ti,composite-no-wait-gate-clock3"5(5auxclk0_src_mux_ckti,composite-mux-clock 34"6(6auxclk0_src_ckti,composite-clock56"7(7auxclk0_ckti,divider-clock7,"D(Dauxclk1_src_gate_ck ti,composite-no-wait-gate-clock3"8(8auxclk1_src_mux_ckti,composite-mux-clock 34"9(9auxclk1_src_ckti,composite-clock89":(:auxclk1_ckti,divider-clock:,"E(Eauxclk2_src_gate_ck ti,composite-no-wait-gate-clock3";(;auxclk2_src_mux_ckti,composite-mux-clock 34"<(<auxclk2_src_ckti,composite-clock;<"=(=auxclk2_ckti,divider-clock=,"F(Fauxclk3_src_gate_ck ti,composite-no-wait-gate-clock3">(>auxclk3_src_mux_ckti,composite-mux-clock 34"?(?auxclk3_src_ckti,composite-clock>?"@(@auxclk3_ckti,divider-clock@,"G(Gauxclk4_src_gate_ck ti,composite-no-wait-gate-clock3 "A(Aauxclk4_src_mux_ckti,composite-mux-clock 34 "B(Bauxclk4_src_ckti,composite-clockAB"C(Cauxclk4_ckti,divider-clockC, "H(Hauxclkreq0_ck ti,mux-clockDEFGHauxclkreq1_ck ti,mux-clockDEFGHauxclkreq2_ck ti,mux-clockDEFGHauxclkreq3_ck ti,mux-clockDEFGHclockdomainscm_core@4a008000ti,omap5-cm-coreJ0clocksdpll_per_byp_mux ti,mux-clockIL"J(Jdpll_per_ckti,omap4-dpll-clockJ@DLH"K(Kdpll_per_x2_ckti,omap4-dpll-x2-clockK"L(Ldpll_per_h11x2_ckti,divider-clockL,?X"R(Rdpll_per_h12x2_ckti,divider-clockL,?\"W(Wdpll_per_h14x2_ckti,divider-clockL,?d"b(bdpll_per_m2_ckti,divider-clockK,P"T(Tdpll_per_m2x2_ckti,divider-clockL,P"S(Sdpll_per_m3x2_ckti,divider-clockL,T"4(4dpll_unipro1_ckti,omap4-dpll-clock "M(Mdpll_unipro1_clkdcoldofixed-factor-clockM"Y(Ydpll_unipro1_m2_ckti,divider-clockM,"Z(Zdpll_unipro2_ckti,omap4-dpll-clock"N(Ndpll_unipro2_clkdcoldofixed-factor-clockNdpll_unipro2_m2_ckti,divider-clockN,dpll_usb_byp_mux ti,mux-clockO"P(Pdpll_usb_ckti,omap4-dpll-j-type-clockP"Q(Qdpll_usb_clkdcoldofixed-factor-clockQ"`(`dpll_usb_m2_ckti,divider-clockQ,"U(Ufunc_128m_clkfixed-factor-clockR"c(cfunc_12m_fclkfixed-factor-clockSfunc_24m_clkfixed-factor-clockT",(,func_48m_fclkfixed-factor-clockS"V(Vfunc_96m_fclkfixed-factor-clockS"X(Xl3init_60m_fclkti,divider-clockUM"[([dss_32khz_clkti,gate-clock  dss_48mhz_clkti,gate-clockV  "(dss_dss_clkti,gate-clockW Y"(dss_sys_clkti,gate-clock+  "(gpio2_dbclkti,gate-clock`gpio3_dbclkti,gate-clockhgpio4_dbclkti,gate-clockpgpio5_dbclkti,gate-clockxgpio6_dbclkti,gate-clockgpio7_dbclkti,gate-clockgpio8_dbclkti,gate-clockiss_ctrlclkti,gate-clockX lli_txphy_clkti,gate-clockY lli_txphy_ls_clkti,gate-clockZ  mmc1_32khz_clkti,gate-clock(sata_ref_clkti,gate-clock"(usb_host_hs_hsic480m_p1_clkti,gate-clockU Xusb_host_hs_hsic480m_p2_clkti,gate-clockUXusb_host_hs_hsic480m_p3_clkti,gate-clockUXusb_host_hs_hsic60m_p1_clkti,gate-clock[ Xusb_host_hs_hsic60m_p2_clkti,gate-clock[ Xusb_host_hs_hsic60m_p3_clkti,gate-clock[Xutmi_p1_gfclk ti,mux-clock[\X"](]usb_host_hs_utmi_p1_clkti,gate-clock]Xutmi_p2_gfclk ti,mux-clock[^X"_(_usb_host_hs_utmi_p2_clkti,gate-clock_ Xusb_host_hs_utmi_p3_clkti,gate-clock[ Xusb_otg_ss_refclk960mti,gate-clock`"(usb_phy_cm_clk32kti,gate-clock@"(usb_tll_hs_usb_ch0_clkti,gate-clock[husb_tll_hs_usb_ch1_clkti,gate-clock[ husb_tll_hs_usb_ch2_clkti,gate-clock[ hfdif_fclkti,divider-clockR,(gpu_core_gclk_mux ti,mux-clockab gpu_hyd_gclk_mux ti,mux-clockab hsi_fclkti,divider-clockS,8mmc1_fclk_mux ti,mux-clockcS("d(dmmc1_fclkti,divider-clockd,(mmc2_fclk_mux ti,mux-clockcS0"e(emmc2_fclkti,divider-clocke,0timer10_gfclk_mux ti,mux-clock(timer11_gfclk_mux ti,mux-clock0timer2_gfclk_mux ti,mux-clock8timer3_gfclk_mux ti,mux-clock@timer4_gfclk_mux ti,mux-clockHtimer9_gfclk_mux ti,mux-clockPclockdomainsl3init_clkdmti,clockdomainQcounter@4ae04000ti,omap-counter32kJ@@ counter_32kpinmux@4a002840 ti,omap5-padconfpinctrl-singleJ(@ldefaultfgpinmux_led_gpio_pinsp"f(fpinmux_i2c1_pins"i(ipinmux_i2c2_pinsxz"k(kpinmux_mmc1_pins0"s(spinmux_mmc2_pinsP  "w(wpinmux_mmc3_pins0dfhjln"y(ypinmux_wlan_gpios_pins\^"z(zpinmux_usbhost_pins0hv"g(gpinmux_dss_hdmi_pins"(pinmux_lcd_pins2"(pinmux_hdmi_conn_pins"(pinmux_dss_dpi_pins"(pinmux_mcspi1_pins "n(npinmux_i2c4_pins"l(lpinmux_mmc1_aux_pins46"t(tpinmux@4ae0c840 ti,omap5-padconfpinctrl-singleJ@8lpinmux_ads7846_pins"o(otisyscon@4a002da0sysconJ-"h(hpbias_regulatorti,pbias-omap`hpbias_mmc_omap5pbias_mmc_omap5w@-"r(rocmcram@40300000 mmio-sram@0"(dma-controller@4a056000ti,omap4430-sdmaJ`0  $ 1"m(mgpio@4ae10000ti,omap4-gpioJ gpio1>P`"q(qgpio@48055000ti,omap4-gpioHP gpio2P`gpio@48057000ti,omap4-gpioHp gpio3P`"(gpio@48059000ti,omap4-gpioH  gpio4P`"(gpio@4805b000ti,omap4-gpioH !gpio5P`gpio@4805d000ti,omap4-gpioH "gpio6P`gpio@48051000ti,omap4-gpioH #gpio7P`"(gpio@48053000ti,omap4-gpioH0 ygpio8P`"v(vgpmc@50000000ti,omap4430-gpmcP lxgpmc'fcki2c@48070000 ti,omap4-i2cH 8i2c1defaultiat24@50 at24,24c02Ppalmas@48 ti,palmas &H"j(jpalmas_usbti,palmas-usb-vid"|(|rtcti,palmas-rtc&jpalmas_pmicti,palmas-pmic&j short-irqregulatorssmps123smps123 '`"(smps45smps45 '0smps6smps6``smps7smps7w@w@smps8smps8 '0smps9smps92Z2Z.smps10_out2 smps10_out2LK@LK@smps10_out1 smps10_out1LK@LK@"}(}ldo1ldo1`w@ldo2ldo22Z2Z<"(ldo3ldo3``ldo4ldo4`w@"(ldo5ldo5w@w@ldo6ldo6OOldo7ldo7 Mdisabledldo8ldo8--ldo9ldo9w@-"u(uldolnldolnw@w@ldousbldousb1P1Pregen3regen3i2c@48072000 ti,omap4-i2cH  9i2c2defaultk"(i2c@48060000 ti,omap4-i2cH =i2c3i2c@4807a000 ti,omap4-i2cH >i2c4defaultlat24@50 at24,24c02Pi2c@4807c000 ti,omap4-i2cH <i2c5spinlock@4a0f6000ti,omap4-hwspinlockJ` spinlockTspi@48098000ti,omap4-mcspiH  Amcspi1b@pm#m$m%m&m'm(m)m* utx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  Bmcspi2b pm+m,m-m.utx0rx0tx1rx1defaultnads7846@0defaulto ti,ads7846p`&q q  spi@480b8000ti,omap4-mcspiH  [mcspi3bpmmutx0rx0spi@480ba000ti,omap4-mcspiH  0mcspi4bpmFmGutx0rx0serial@4806a000ti,omap4-uartH*Huart1lserial@4806c000ti,omap4-uartH*Iuart2lserial@48020000ti,omap4-uartH*Juart3lserial@4806e000ti,omap4-uartH*Fuart4lserial@48066000ti,omap4-uartH`*iuart5lserial@48068000ti,omap4-uartH*juart6lmmc@4809c000ti,omap4-hsmmcH  Smmc1>Kpm=m>utxrxbrdefaultstou{ v vmmc@480b4000ti,omap4-hsmmcH @ Vmmc2Kpm/m0utxrxdefaultwox{mmc@480ad000ti,omap4-hsmmcH  ^mmc3KpmMmNutxrxdefaultyzo{{mmc@480d1000ti,omap4-hsmmcH  `mmc4Kpm9m:utxrx Mdisabledmmc@480d5000ti,omap4-hsmmcH P ;mmc5Kpm;m<utxrx Mdisabledmmu@4a066000ti,omap4-iommuJ` mmu_dspmmu@55082000ti,omap4-iommuU  dmmu_ipukeypad@4ae1c000ti,omap4-keypadJkbdmcpdm@40132000ti,omap4-mcpdm@ I mpudma pmcpdmpmAmBuup_linkdn_link Mdisableddmic@4012e000ti,omap4-dmic@Impudma rdmicpmCuup_link Mdisabledmcbsp@40122000ti,omap4-mcbsp@ I mpudma commonmcbsp1pm!m"utxrx Mdisabledmcbsp@40124000ti,omap4-mcbsp@@I@mpudma commonmcbsp2pmmutxrx Mdisabledmcbsp@40126000ti,omap4-mcbsp@`I`mpudma commonmcbsp3pmmutxrx Mdisabledmailbox@4a0f4000ti,omap4-mailboxJ@ mailbox mbox_ipu / :mbox_dsp / :timer@4ae18000ti,omap5430-timerJ %timer1Etimer@48032000ti,omap5430-timerH  &timer2timer@48034000ti,omap5430-timerH@ 'timer3timer@48036000ti,omap5430-timerH` (timer4timer@40138000ti,omap5430-timer@I )timer5Tatimer@4013a000ti,omap5430-timer@I *timer6Tatimer@4013c000ti,omap5430-timer@I +timer7Ttimer@4013e000ti,omap5430-timer@I ,timer8Tatimer@4803e000ti,omap5430-timerH -timer9atimer@48086000ti,omap5430-timerH` .timer10atimer@48088000ti,omap5430-timerH /timer11awdt@4ae14000ti,omap5-wdtti,omap3-wdtJ@ P wd_timer2dmm@4e000000 ti,omap5-dmmN qdmmemif@4c000000 ti,emif-4d5emif1nL nemif@4d000000 ti,emif-4d5emif2nM ocontrol-phy@4a002300ti,control-phy-usb2J#power"(control-phy@4a002370ti,control-phy-pipe3J#ppower"(omap_dwc3@4a020000ti,dwc3 usb_otg_ssJ ]|}dwc3@4a030000 snps,dwc3J \~usb2-phyusb3-phy peripheralocp2scp@4a080000ti,omap-ocp2scpJ  ocp2scp1usb2phy@4a084000 ti,omap-usb2J@| wkupclkrefclk"~(~usb3phy@4a084400 ti,omap-usb3JDJHdJL@phy_rxphy_txpll_ctrl  wkupclksysclkrefclk"(usbhstll@4a062000 ti,usbhs-tllJ  N usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ usb_host_hs [\^3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 #ehci-hsic .ehci-hsicohci@4a064800ti,ohci-omap3JH& Lehci@4a064c00 ti,ehci-omapJL& M bandgap@4a0021e0 J! J#, J#,J#< ~ti,omap5430-bandgap9"(control-phy@4a002374ti,control-phy-pipe3J#tpowersysclk"(ocp2scp@4a090000ti,omap-ocp2scpJ  ocp2scp3phy@4a096000ti,phy-pipe3-sataJ `J ddJ h@phy_rxphy_txpll_ctrl sysclkrefclk"(sata@4a141100snps,dwc-ahciJJ 6 sata-physatadss@58000000 ti,omap5-dssXMok dss_corefckdefaultdispc@58001000ti,omap5-dispcX  dss_dispcfckencoder@58002000ti,omap5-rfbiX  Mdisabled dss_rfbi'fckickencoder@58004000 ti,omap5-dsiX@XB@XC@protophypll 5 Mdisabled dss_dsi1 fcksys_clkencoder@58005000 ti,omap5-dsiXX@X@protophypll 7Mok dss_dsi2 fcksys_clkOencoder@58060000ti,omap5-hdmi XXXXwppllphycore eMok dss_hdmi fcksys_clkpmL uaudio_txZdefaultportendpointf v"(portendpoint@0f|"(endpoint@1f|"(regulator-abb-mpu ti,abb-v2abb_mpu2 J|J`J!J3base-addressint-addressefuse-addressldo-address0,regulator-abb-mm ti,abb-v2abb_mm2 J|J`J!J3base-addressint-addressefuse-addressldo-address0fixed-regulator-mmcsdregulator-fixed vmmcsd_fixed2Z2Z"x(xfixed-regulator-vwlan-pdnregulator-fixedvwlan_pdn_fixed2Z2Z  <"(fixed-regulator-vwlanregulator-fixed vwlan_fixed2Z2Z <"{({ads7846-regregulator-fixed ads7846-reg2Z2Z"p(phsusb2_phyusb-nop-xceiv  "(hsusb3_phyusb-nop-xceiv "(leds gpio-ledsled@1 #Heartbeat  )heartbeat?offdisplay!startek,startek-kd050cpanel-dpi#lcddefault Mvpanel-timing@Z bj(w(+ portendpointf"(connector@0hdmi-connector#hdmiadefault portendpointf"(encoder@0 ti,tfp410portsport@0endpoint@0f"(port@1endpoint@0f"(connector@1dvi-connector#dviportendpointf"( #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5display0display1display2device_typeregoperating-pointsclocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellscpu0-supplylinux,phandlepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellsti,hwmodssramranges#clock-cellsti,index-starts-at-oneclock-multclock-divti,bit-shiftclock-frequencyti,max-divti,index-power-of-twoti,dividersti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinspagesizeti,system-power-controllerti,enable-vbus-detectionti,enable-id-detectionti,wakeupinterrupt-nameti,ldo6-vibratorregulator-always-onregulator-boot-onti,smps-rangestartup-delay-usstatus#hwlock-cellsti,spi-num-csdmasdma-namesvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-replinux,wakeupinterrupts-extendedti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthcd-invertedwp-invertedcd-gpioswp-gpiosti,non-removableti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-size#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmti,no-idle-on-initphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertutmi-modeextconvbus-supplyphysphy-namesdr_modetx-fifo-resizectrl-module#phy-cellsport2-modeport3-mode#thermal-sensor-cellsvdd-supplyvdda-supplyremote-endpointlanesdata-linesti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infovin-supplyenable-active-highreset-gpioslabellinux,default-triggerdefault-stateenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activehpd-gpiosdigitalddc-i2c-bus