8X(t ti,omap3-beagleti,omap3&7TI OMAP3 BeagleBoardchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000 d/connector@0 m/connector@1memoryvmemorycpuscpu@0arm,cortex-a8vcpucpu(HАg8 Odp` 'ppmuarm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-bush l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-bus  pinmux@30 ti,omap3-padconfpinctrl-single08$AdefaultOY_pinmux_hsusb2_pins0g      Y_pinmux_uart3_pinsgnApY_pinmux_tfp410_pinsgY_pinmux_dss_dpi_pinsgY_pinmux_twl4030_pinsgAY_scm_conf@270sysconp0Y_clocksmcbsp5_mux_fck{ti,composite-mux-clockhY_mcbsp5_fck{ti,composite-clockmcbsp1_mux_fck{ti,composite-mux-clockY _ mcbsp1_fck{ti,composite-clock mcbsp2_mux_fck{ti,composite-mux-clock Y _ mcbsp2_fck{ti,composite-clock mcbsp3_mux_fck{ti,composite-mux-clock hY_mcbsp3_fck{ti,composite-clockmcbsp4_mux_fck{ti,composite-mux-clock hY_mcbsp4_fck{ti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \$pinmux_gpio1_pinsgAY_pinmux_twl4030_vpins gY_aes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocksvirt_16_8m_ck{ fixed-clockYY_osc_sys_ck{ ti,mux-clock @Y_sys_ck{ti,divider-clockpY_sys_clkout1{ti,gate-clock pdpll3_x2_ck{fixed-factor-clockdpll3_m2x2_ck{fixed-factor-clockY_dpll4_x2_ck{fixed-factor-clockcorex2_fck{fixed-factor-clockY_wkup_l4_ick{fixed-factor-clockYN_Ncorex2_d3_fck{fixed-factor-clockY_corex2_d5_fck{fixed-factor-clockY_clockdomainscm@48004000 ti,omap3-cmH@@clocksdummy_apb_pclk{ fixed-clockomap_32k_fck{ fixed-clockY@_@virt_12m_ck{ fixed-clockY_virt_13m_ck{ fixed-clock]@Y_virt_19200000_ck{ fixed-clock$Y_virt_26000000_ck{ fixed-clockY_virt_38_4m_ck{ fixed-clockIY_dpll4_ck{ti,omap3-dpll-per-clock D 0Y_dpll4_m2_ck{ti,divider-clock? HY _ dpll4_m2x2_mul_ck{fixed-factor-clock Y!_!dpll4_m2x2_ck{ti,gate-clock! Y"_"omap_96m_alwon_fck{fixed-factor-clock"Y)_)dpll3_ck{ti,omap3-dpll-core-clock @ 0Y_dpll3_m3_ck{ti,divider-clock@Y#_#dpll3_m3x2_mul_ck{fixed-factor-clock#Y$_$dpll3_m3x2_ck{ti,gate-clock$  Y%_%emu_core_alwon_ck{fixed-factor-clock%Yb_bsys_altclk{ fixed-clockY._.mcbsp_clks{ fixed-clockY_dpll3_m2_ck{ti,divider-clock @Y_core_ck{fixed-factor-clockY&_&dpll1_fck{ti,divider-clock& @Y'_'dpll1_ck{ti,omap3-dpll-clock'  $ @ 4Y_dpll1_x2_ck{fixed-factor-clockY(_(dpll1_x2m2_ck{ti,divider-clock( DY<_<cm_96m_fck{fixed-factor-clock)Y*_*omap_96m_fck{ ti,mux-clock* @YE_Edpll4_m3_ck{ti,divider-clock @Y+_+dpll4_m3x2_mul_ck{fixed-factor-clock+Y,_,dpll4_m3x2_ck{ti,gate-clock, Y-_-omap_54m_fck{ ti,mux-clock-. @Y8_8cm_96m_d2_fck{fixed-factor-clock*Y/_/omap_48m_fck{ ti,mux-clock/. @Y0_0omap_12m_fck{fixed-factor-clock0YG_Gdpll4_m4_ck{ti,divider-clock @Y1_1dpll4_m4x2_mul_ck{ti,fixed-factor-clock1Y2_2dpll4_m4x2_ck{ti,gate-clock2 Y_dpll4_m5_ck{ti,divider-clock?@Y3_3dpll4_m5x2_mul_ck{ti,fixed-factor-clock3Y4_4dpll4_m5x2_ck{ti,gate-clock4 Yj_jdpll4_m6_ck{ti,divider-clock?@Y5_5dpll4_m6x2_mul_ck{fixed-factor-clock5Y6_6dpll4_m6x2_ck{ti,gate-clock6 Y7_7emu_per_alwon_ck{fixed-factor-clock7Yc_cclkout2_src_gate_ck{ ti,composite-no-wait-gate-clock& pY9_9clkout2_src_mux_ck{ti,composite-mux-clock&*8 pY:_:clkout2_src_ck{ti,composite-clock9:Y;_;sys_clkout2{ti,divider-clock;@ p/mpu_ck{fixed-factor-clock<Y=_=arm_fck{ti,divider-clock= $emu_mpu_alwon_ck{fixed-factor-clock=Yd_dl3_ick{ti,divider-clock& @Y>_>l4_ick{ti,divider-clock> @Y?_?rm_ick{ti,divider-clock? @gpt10_gate_fck{ti,composite-gate-clock  YA_Agpt10_mux_fck{ti,composite-mux-clock@ @YB_Bgpt10_fck{ti,composite-clockABgpt11_gate_fck{ti,composite-gate-clock  YC_Cgpt11_mux_fck{ti,composite-mux-clock@ @YD_Dgpt11_fck{ti,composite-clockCDcore_96m_fck{fixed-factor-clockEY_mmchs2_fck{ti,wait-gate-clock Y_mmchs1_fck{ti,wait-gate-clock Y_i2c3_fck{ti,wait-gate-clock Y_i2c2_fck{ti,wait-gate-clock Y_i2c1_fck{ti,wait-gate-clock Y_mcbsp5_gate_fck{ti,composite-gate-clock  Y_mcbsp1_gate_fck{ti,composite-gate-clock  Y _ core_48m_fck{fixed-factor-clock0YF_Fmcspi4_fck{ti,wait-gate-clockF Y_mcspi3_fck{ti,wait-gate-clockF Y_mcspi2_fck{ti,wait-gate-clockF Y_mcspi1_fck{ti,wait-gate-clockF Y_uart2_fck{ti,wait-gate-clockF Y_uart1_fck{ti,wait-gate-clockF  Y_core_12m_fck{fixed-factor-clockGYH_Hhdq_fck{ti,wait-gate-clockH Y_core_l3_ick{fixed-factor-clock>YI_Isdrc_ick{ti,wait-gate-clockI Y_gpmc_fck{fixed-factor-clockIcore_l4_ick{fixed-factor-clock?YJ_Jmmchs2_ick{ti,omap3-interface-clockJ Y_mmchs1_ick{ti,omap3-interface-clockJ Y_hdq_ick{ti,omap3-interface-clockJ Y_mcspi4_ick{ti,omap3-interface-clockJ Y_mcspi3_ick{ti,omap3-interface-clockJ Y_mcspi2_ick{ti,omap3-interface-clockJ Y_mcspi1_ick{ti,omap3-interface-clockJ Y_i2c3_ick{ti,omap3-interface-clockJ Y_i2c2_ick{ti,omap3-interface-clockJ Y_i2c1_ick{ti,omap3-interface-clockJ Y_uart2_ick{ti,omap3-interface-clockJ Y_uart1_ick{ti,omap3-interface-clockJ  Y_gpt11_ick{ti,omap3-interface-clockJ  Y_gpt10_ick{ti,omap3-interface-clockJ  Y_mcbsp5_ick{ti,omap3-interface-clockJ  Y_mcbsp1_ick{ti,omap3-interface-clockJ  Y_omapctrl_ick{ti,omap3-interface-clockJ Y_dss_tv_fck{ti,gate-clock8Y_dss_96m_fck{ti,gate-clockEY_dss2_alwon_fck{ti,gate-clockY_dummy_ck{ fixed-clockgpt1_gate_fck{ti,composite-gate-clock YK_Kgpt1_mux_fck{ti,composite-mux-clock@ @YL_Lgpt1_fck{ti,composite-clockKLaes2_ick{ti,omap3-interface-clockJ Y_wkup_32k_fck{fixed-factor-clock@YM_Mgpio1_dbck{ti,gate-clockM Y_sha12_ick{ti,omap3-interface-clockJ Y_wdt2_fck{ti,wait-gate-clockM Y_wdt2_ick{ti,omap3-interface-clockN Y_wdt1_ick{ti,omap3-interface-clockN Y_gpio1_ick{ti,omap3-interface-clockN Y_omap_32ksync_ick{ti,omap3-interface-clockN Y_gpt12_ick{ti,omap3-interface-clockN Y_gpt1_ick{ti,omap3-interface-clockN Y_per_96m_fck{fixed-factor-clock)Y _ per_48m_fck{fixed-factor-clock0YO_Ouart3_fck{ti,wait-gate-clockO Y_gpt2_gate_fck{ti,composite-gate-clockYP_Pgpt2_mux_fck{ti,composite-mux-clock@@YQ_Qgpt2_fck{ti,composite-clockPQgpt3_gate_fck{ti,composite-gate-clockYR_Rgpt3_mux_fck{ti,composite-mux-clock@@YS_Sgpt3_fck{ti,composite-clockRSgpt4_gate_fck{ti,composite-gate-clockYT_Tgpt4_mux_fck{ti,composite-mux-clock@@YU_Ugpt4_fck{ti,composite-clockTUgpt5_gate_fck{ti,composite-gate-clockYV_Vgpt5_mux_fck{ti,composite-mux-clock@@YW_Wgpt5_fck{ti,composite-clockVWgpt6_gate_fck{ti,composite-gate-clockYX_Xgpt6_mux_fck{ti,composite-mux-clock@@YY_Ygpt6_fck{ti,composite-clockXYgpt7_gate_fck{ti,composite-gate-clockYZ_Zgpt7_mux_fck{ti,composite-mux-clock@@Y[_[gpt7_fck{ti,composite-clockZ[gpt8_gate_fck{ti,composite-gate-clock Y\_\gpt8_mux_fck{ti,composite-mux-clock@@Y]_]gpt8_fck{ti,composite-clock\]gpt9_gate_fck{ti,composite-gate-clock Y^_^gpt9_mux_fck{ti,composite-mux-clock@@Y___gpt9_fck{ti,composite-clock^_per_32k_alwon_fck{fixed-factor-clock@Y`_`gpio6_dbck{ti,gate-clock`Y_gpio5_dbck{ti,gate-clock`Y_gpio4_dbck{ti,gate-clock`Y_gpio3_dbck{ti,gate-clock`Y_gpio2_dbck{ti,gate-clock` Y_wdt3_fck{ti,wait-gate-clock` Y_per_l4_ick{fixed-factor-clock?Ya_agpio6_ick{ti,omap3-interface-clockaY_gpio5_ick{ti,omap3-interface-clockaY_gpio4_ick{ti,omap3-interface-clockaY_gpio3_ick{ti,omap3-interface-clockaY_gpio2_ick{ti,omap3-interface-clocka Y_wdt3_ick{ti,omap3-interface-clocka Y_uart3_ick{ti,omap3-interface-clocka Y_uart4_ick{ti,omap3-interface-clockaY_gpt9_ick{ti,omap3-interface-clocka Y_gpt8_ick{ti,omap3-interface-clocka Y_gpt7_ick{ti,omap3-interface-clockaY_gpt6_ick{ti,omap3-interface-clockaY_gpt5_ick{ti,omap3-interface-clockaY_gpt4_ick{ti,omap3-interface-clockaY_gpt3_ick{ti,omap3-interface-clockaY_gpt2_ick{ti,omap3-interface-clockaY_mcbsp2_ick{ti,omap3-interface-clockaY_mcbsp3_ick{ti,omap3-interface-clockaY_mcbsp4_ick{ti,omap3-interface-clockaY_mcbsp2_gate_fck{ti,composite-gate-clockY _ mcbsp3_gate_fck{ti,composite-gate-clockY_mcbsp4_gate_fck{ti,composite-gate-clockY_emu_src_mux_ck{ ti,mux-clockbcd@Ye_eemu_src_ck{ti,clkdm-gate-clockeYf_fpclk_fck{ti,divider-clockf@pclkx2_fck{ti,divider-clockf@atclk_fck{ti,divider-clockf@traceclk_src_fck{ ti,mux-clockbcd@Yg_gtraceclk_fck{ti,divider-clockg @secure_32k_fck{ fixed-clockYh_hgpt12_fck{fixed-factor-clockhwdt1_fck{fixed-factor-clockhsecurity_l4_ick2{fixed-factor-clock?Yi_iaes1_ick{ti,omap3-interface-clocki rng_ick{ti,omap3-interface-clocki sha11_ick{ti,omap3-interface-clocki des1_ick{ti,omap3-interface-clocki cam_mclk{ti,gate-clockjcam_ick{!ti,omap3-no-wait-interface-clock?Y_csi2_96m_fck{ti,gate-clockY_security_l3_ick{fixed-factor-clock>Yk_kpka_ick{ti,omap3-interface-clockk icr_ick{ti,omap3-interface-clockJ des2_ick{ti,omap3-interface-clockJ mspro_ick{ti,omap3-interface-clockJ mailboxes_ick{ti,omap3-interface-clockJ ssi_l4_ick{fixed-factor-clock?Yr_rsr1_fck{ti,wait-gate-clock sr2_fck{ti,wait-gate-clock sr_l4_ick{fixed-factor-clock?dpll2_fck{ti,divider-clock&@Yl_ldpll2_ck{ti,omap3-dpll-clockl$@4EW_Ym_mdpll2_m2_ck{ti,divider-clockmDYn_niva2_ck{ti,wait-gate-clocknY_modem_fck{ti,omap3-interface-clock Y_sad2d_ick{ti,omap3-interface-clock> Y_mad2d_ick{ti,omap3-interface-clock> Y_mspro_fck{ti,wait-gate-clock ssi_ssr_gate_fck_3430es2{ ti,composite-no-wait-gate-clock Yo_ossi_ssr_div_fck_3430es2{ti,composite-divider-clock @$sYp_pssi_ssr_fck_3430es2{ti,composite-clockopYq_qssi_sst_fck_3430es2{fixed-factor-clockqY_hsotgusb_ick_3430es2{"ti,omap3-hsotgusb-interface-clockI Y_ssi_ick_3430es2{ti,omap3-ssi-interface-clockr Y_usim_gate_fck{ti,composite-gate-clockE  Y}_}sys_d2_ck{fixed-factor-clockYt_tomap_96m_d2_fck{fixed-factor-clockEYu_uomap_96m_d4_fck{fixed-factor-clockEYv_vomap_96m_d8_fck{fixed-factor-clockEYw_womap_96m_d10_fck{fixed-factor-clockE Yx_xdpll5_m2_d4_ck{fixed-factor-clocksYy_ydpll5_m2_d8_ck{fixed-factor-clocksYz_zdpll5_m2_d16_ck{fixed-factor-clocksY{_{dpll5_m2_d20_ck{fixed-factor-clocksY|_|usim_mux_fck{ti,composite-mux-clock(tuvwxyz{| @Y~_~usim_fck{ti,composite-clock}~usim_ick{ti,omap3-interface-clockN  Y_dpll5_ck{ti,omap3-dpll-clock  $ L 4EWY_dpll5_m2_ck{ti,divider-clock PYs_ssgx_gate_fck{ti,composite-gate-clock& Y_core_d3_ck{fixed-factor-clock&Y_core_d4_ck{fixed-factor-clock&Y_core_d6_ck{fixed-factor-clock&Y_omap_192m_alwon_fck{fixed-factor-clock"Y_core_d2_ck{fixed-factor-clock&Y_sgx_mux_fck{ti,composite-mux-clock * @Y_sgx_fck{ti,composite-clocksgx_ick{ti,wait-gate-clock> Y_cpefuse_fck{ti,gate-clock Y_ts_fck{ti,gate-clock@ Y_usbtll_fck{ti,wait-gate-clocks Y_usbtll_ick{ti,omap3-interface-clockJ Y_mmchs3_ick{ti,omap3-interface-clockJ Y_mmchs3_fck{ti,wait-gate-clock Y_dss1_alwon_fck_3430es2{ti,dss-gate-clockY_dss_ick_3430es2{ti,omap3-dss-interface-clock?Y_usbhost_120m_fck{ti,gate-clocksY_usbhost_48m_fck{ti,dss-gate-clock0Y_usbhost_ick{ti,omap3-dss-interface-clock?Y_clockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH Y_dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `Y_pbias_regulatorti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-Y_gpio@48310000ti,omap3-gpioH1gpio1 AdefaultOY_gpio@49050000ti,omap3-gpioIgpio2 gpio@49052000ti,omap3-gpioI gpio3 gpio@49054000ti,omap3-gpioI@ gpio4 gpio@49056000ti,omap3-gpioI`!gpio5 Y_gpio@49058000ti,omap3-gpioI"gpio6 Y_serial@4806a000ti,omap3-uartH H12txrxuart1lserial@4806c000ti,omap3-uartHI34txrxuart2lserial@49020000ti,omap3-uartIJn56txrxuart3lAdefaultOi2c@48070000 ti,omap3-i2cH8txrxi2c1'@twl@48H& ti,twl4030AdefaultOaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci ,watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 vdd_ehciw@w@:regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' Y_regulator-vdacti,twl4030-vdacw@w@Y_regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0Y_regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5Y_regulator-vusb1v8ti,twl4030-vusb1v8Y_regulator-vusb3v1ti,twl4030-vusb3v1Y_regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@:regulator-vsimti,twl4030-vsimw@-Y_gpioti,twl4030-gpio NZeY_twl4030-usbti,twl4030-usb rY_pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrxi2c2i2c@48060000 ti,omap3-i2cH=txrxi2c3Y_mailbox@48094000ti,omap3-mailboxmailboxH @dsp   +spi@48098000ti,omap2-mcspiH Amcspi16@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH Bmcspi26 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [mcspi36 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0mcspi46FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1D=>txrxQ^jzmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx disabledmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_ispY_mmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxokayY_mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrx disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrx disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrx disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs ehci-phyohci@48064400ti,ohci-omap3HD&Lehci@48064800 ti,ehci-omapHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcn ok0nand@0,0 +ham1;J\j$|$$0HH6.partition@0 @X-Loaderpartition@80000@U-Bootpartition@1c0000 @U-Boot Env&partition@280000@Kernel(@partition@780000 @Filesystemhusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hsFQY bq yusb2-phy2dss@48050000 ti,omap3-dssHok dss_corefckAdefaultOdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH ok dss_vencfckportendpointY_portendpointY_ssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx&CDssi-port@4805b000ti,omap3-ssi-portHHtxrx&EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$$AdefaultOpinmux_hsusb2_2_pins0g   " Y_isp@480bc000 ti,omap3-ispH H |{portsleds gpio-ledspmu_stat@beagleboard::pmu_stat heartbeat@beagleboard::usr0  heartbeatmmc@beagleboard::usr1 mmc0hsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z pY_hsusb2_phyusb-nop-xceiv  Y_soundti,omap-twl4030 omap3beagle!gpio_keys gpio-keysuser@user *5encoder@0 ti,tfp410 E AdefaultOportsport@0endpoint@0Y_port@1endpoint@0Y_connector@0dvi-connector@dviU]portendpointY_connector@1svideo-connector@tvportendpointY_etb@540000000"arm,coresight-etb10arm,primecellTf apb_pclkportendpointiY_etm@54010000"arm,coresight-etm3xarm,primecellTf apb_pclkportendpointY_ #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2display0display1device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pins#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requestssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthstatusti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-typegpioslinux,default-triggergpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbsplinux,codegpio-key,wakeuppowerdown-gpiosdigitalddc-i2c-busslave-mode